

# MSP430FR21xx, MSP430FR2000 混合信号微控制器

## 1 器件概述

### 1.1 特性

- 嵌入式微控制器
  - 频率高达 16MHz 的 16 位精简指令集计算机 (RISC) 架构
  - 3.6V 至 1.8V 的宽电源电压范围 (最低电源电压受限于 SVS 电平, 请参阅 [SVS 规格](#))
- 经优化的低功耗模式 (3V)
  - 工作模式: 120 $\mu$ A/MHz
  - 待机
    - LPM3.5 (具有 VLO): 1 $\mu$ A
    - 实时时钟 (RTC) 计数器 (LPM3.5, 采用 32768Hz 晶振): 1 $\mu$ A
  - 关断模式 (LPM4.5): 34nA, 无 SVS
- 高性能模拟
  - 8 通道 10 位模数转换器 (ADC)
    - 集成温度传感器
    - 1.5V 的内部基准电压
    - 采样与保持 200kpsps
  - 增强型比较器 (eCOMP)
    - 集成 6 位 DAC 作为基准电压
    - 可编程迟滞
    - 可配置的高功率和低功率模式
- 低功耗铁电 RAM (FRAM)
  - 非易失性存储器容量高达 3.75KB
  - 内置错误修正码 (ECC)
  - 可配置的写保护
  - 对程序、常量和存储的统一存储
  - 耐写次数达 10<sup>15</sup> 次
  - 抗辐射和非磁性
- 智能数字外设
  - 具有三个捕捉/比较寄存器的 16 位计时器 (Timer\_B3)
    - 一个仅用作计数器的 16 位 RTC 计数器
  - 16 位循环冗余校验器 (CRC)
- 增强型串行通信
  - 增强型 USCI A (eUSCI\_A) 支持 UART、IrDA 和 SPI
- 时钟系统 (CS)
  - 片上 32kHz RC 振荡器 (REFO)
  - 带有锁频环 (FLL) 的片上 16MHz 数控振荡器 (DCO)
    - 室温下的精度为  $\pm 1\%$  (具有片上基准)
  - 片上超低频 10kHz 振荡器 (VLO)
  - 片上高频调制振荡器 (MODOSC)
  - 外部 32kHz 晶振 (LFXT)
  - 可编程 MCLK 预分频器 (1 至 128)
  - 通过可编程预分频器 (1、2、4 或 8) 从 MCLK 获得的 SMCLK
- 通用输入/输出和引脚功能
  - 16 引脚封装有 12 个 I/O
  - 8 个中断引脚 (4 个 P1 引脚和 4 个 P2 引脚) 可将 MCU 从 LPM 唤醒
  - 所有 I/O 均为电容式触控 I/O
- 开发工具和软件 (另外请参阅 [工具和软件](#))
  - 免费的专业开发环境
  - 开发套件
    - [MSP-TS430PW20](#)
    - [MSP-FET430U20](#)
    - [MSP-EXP430FR2311](#)
    - [MSP-EXP430FR4133](#)
- 系列成员 (另请参阅 [器件比较](#))
  - MSP430FR2111: 3.75KB 程序 FRAM, 1KB RAM
  - MSP430FR2110: 2KB 程序 FRAM, 1KB RAM
  - MSP430FR2100: 1KB 程序 FRAM, 512 字节 RAM
  - MSP430FR2000: 0.5KB 程序 FRAM, 512 字节 RAM
- 封装选项
  - 16 引脚: TSSOP (PW16)
  - 24 引脚: VQFN (RLL)

### 1.2 应用

- 电器电池组
- 烟雾和热量探测器
- 门窗传感器
- 照明传感器
- 电源监控
- 个人护理电子装置
- 便携式保健和健身设备



### 1.3 说明

MSP430FR2000 和 MSP430FR21xx 器件是 MSP430™ 微控制器 (MCU) 超值系列传感产品组合的一部分。这款超低功耗, 低成本的 MCU 系列提供从 0.5KB 至 4KB 内存大小的 FRAM 统一存储器, 并具有多种封装选项, 包括 3mmx3mm 的小型 VQFN 封装。该架构、FRAM 和集成外设与多种低功耗模式相结合, 针对在便携式和电池供电传感应用中实现延长电池寿命进行了优化。应用中的数字输入 D 类音频放大器。

MSP430FR2000 和 MSP430FR21xx 器件为 8 位设计提供了一个迁移路径, 以从外设集成以及 FRAM 的数据记录和低功耗优势获得附加特性和功能。此外, 使用 MSP430G2x 系列 MCU 可将现有设计迁移到 MSP430FR2000 和 MSP430FR21xx 系列, 以提高性能并利用 FRAM 的优点。

MSP430FR2000 和 MSP430FR21xx 系列 MCU 具有功能强大的 16 位 RISC CPU、16 位寄存器和一个有助于获得最大编码效率的常数发生器。数字控制振荡器 (DCO) 通常还可以让器件在不到 10μs 的时间内从低功耗模式唤醒至激活模式。此 MCU 的功能集可满足从电器电池组和电池监控到烟雾探测器和健身器材等应用的需求。

MSP 超低功耗 (ULP) FRAM 微控制器平台将独特的嵌入式 FRAM 和全面的超低功耗系统架构相结合, 从而使系统设计人员在低能耗条件下提升性能。FRAM 技术将 RAM 的低能耗快速写入、灵活性和耐用性与闪存的非易失性相结合。

MSP430FR2000 和 MSP430FR21x 系列 MCU 由一款广泛的硬件和软件生态系统进行支持, 提供参考设计和代码示例, 协助用户快速开展设计。开发套件包括 MSP-EXP430FR2311 和 MSP430FR4133 LaunchPad™ 开发套件和 MSP-TS430PW20 20 引脚目标开发板。TI 还提供免费 [MSP430Ware™](#) 软件, 可作为 [Code Composer Studio™](#) IDE 台式机和云版本 ([位于 TI Resource Explorer](#)) 的组件。MSP430 MCU 还通过 [E2E™ 社区论坛](#) 提供广泛的在线配套资料、培训和在线支持。

有关完整的模块说明, 请参阅 [《MSP430FR4xx 和 MSP430FR2xx 系列器件用户指南》](#)。

器件信息<sup>(1)</sup>

| 器件型号              | 封装         | 封装尺寸 <sup>(2)</sup> |
|-------------------|------------|---------------------|
| MSP430FR2111IPW16 | TSSOP (16) | 5mm x 4.4mm         |
| MSP430FR2110IPW16 |            |                     |
| MSP430FR2100IPW16 |            |                     |
| MSP430FR2000IPW16 |            |                     |
| MSP430FR2111IRLL  | VQFN (24)  | 3mm x 3mm           |
| MSP430FR2110IRLL  |            |                     |
| MSP430FR2100IRLL  |            |                     |
| MSP430FR2000IRLL  |            |                     |

(1) 要获得最新的产品、封装和订购信息, 请参见封装选项附录 (节 9), 或者访问德州仪器 (TI) 网站 [www.ti.com.cn](http://www.ti.com.cn)。


(2) 这里显示的尺寸为近似值。要获得包含误差值的封装尺寸, 请参见机械数据 (节 9) 中。

#### CAUTION

系统级静电放电 (ESD) 保护必须符合器件级 ESD 规范, 以防发生电气过载或对数据或代码存储器造成干扰。有关更多信息, 请参阅 [《MSP430™ 系统级 ESD 注意事项》](#)。

### 1.4 功能框图

图 1-1 给出了功能方框图。



NOTE: ADC 在 MSP430FR2000 器件上不可用。

图 1-1. 功能框图

- 该器件具有一对主电源（DVCC 和 DVSS），分别为数字和模拟模块供电。推荐的旁路电容和去耦电容分别为 4.7μF 至 10μF 和 0.1μF，精度为 ±5%。
- P1 的 4 个引脚和 P2 的 4 个引脚均具备引脚中断功能，可将 MCU 从所有低功耗模式（LPM）唤醒（包括 LPM4、LPM3.5 和 LPM4.5）。
- Timer\_B3 具有三个捕捉/比较寄存器。仅 CCR1 和 CCR2 从外部连接。CCR0 寄存器仅用于内部周期时序和中断生成。
- 在 LPM3.5 模式下，RTC 计数器与备用存储器可继续工作，而其余外设停止工作。
- 所有通用 I/O 均可配置为电容式触控 I/O。

## 内容

|          |   |           |          |  |           |
|----------|---|-----------|----------|--|-----------|
| <b>1</b> | <b>器件概述</b> .....   | <b>1</b>  | 5.12     | Timing and Switching Characteristics .....                     | <b>18</b> |
| 1.1      | 特性 .....  | 1         | <b>6</b> | <b>Detailed Description</b> .....                              | <b>36</b> |
| 1.2      | 应用 .....  | 1         | 6.1      | Overview .....   | 36        |
| 1.3      | 说明 .....  | 2         | 6.2      | CPU .....  | 36        |
| 1.4      | 功能框图 .....  | 3         | 6.3      | Operating Modes .....  | 36        |
| <b>2</b> | <b>修订历史记录</b> .....   | <b>5</b>  | 6.4      | Interrupt Vector Addresses .....                               | 38        |
| <b>3</b> | <b>Device Comparison</b> .....  | <b>6</b>  | 6.5      | Memory Organization .....                                      | 39        |
| 3.1      | Related Products .....  | 6         | 6.6      | Bootloader (BSL) .....   | 39        |
| <b>4</b> | <b>Terminal Configuration and Functions</b> .....   | <b>7</b>  | 6.7      | JTAG Standard Interface .....                                  | 39        |
| 4.1      | Pin Diagrams .....  | 7         | 6.8      | Spy-Bi-Wire Interface (SBW) .....                              | 40        |
| 4.2      | Pin Attributes .....  | 8         | 6.9      | FRAM .....   | 40        |
| 4.3      | Signal Descriptions .....   | 10        | 6.10     | Memory Protection .....  | 40        |
| 4.4      | Pin Multiplexing .....  | 12        | 6.11     | Peripherals .....  | 40        |
| 4.5      | Connection of Unused Pins .....   | 12        | 6.12     | Device Descriptors (TLV) .....                                 | 58        |
| 4.6      | Buffer Type .....   | 12        | 6.13     | Identification .....   | 59        |
| <b>5</b> | <b>Specifications</b> .....   | <b>13</b> | <b>7</b> | <b>Applications, Implementation, and Layout</b> .....          | <b>60</b> |
| 5.1      | Absolute Maximum Ratings .....  | 13        | 7.1      | Device Connection and Layout Fundamentals .....                | 60        |
| 5.2      | ESD Ratings .....   | 13        | 7.2      | Peripheral- and Interface-Specific Design<br>Information ..... | 63        |
| 5.3      | Recommended Operating Conditions .....  | 13        | 7.3      | Typical Applications .....                                     | 64        |
| 5.4      | Active Mode Supply Current Into V <sub>CC</sub> Excluding<br>External Current .....                   | 14        | <b>8</b> | <b>器件和文档支持</b> .....   | <b>65</b> |
| 5.5      | Active Mode Supply Current Per MHz .....  | 14        | 8.1      | 使用入门 .....   | 65        |
| 5.6      | Low-Power Mode LPM0 Supply Currents Into V <sub>CC</sub><br>Excluding External Current .....          | 14        | 8.2      | 器件命名规则 .....   | 65        |
| 5.7      | Low-Power Mode LPM3, LPM4 Supply Currents<br>(Into V <sub>CC</sub> ) Excluding External Current ..... | 15        | 8.3      | 工具和软件 .....  | 66        |
| 5.8      | Low-Power Mode LPMx.5 Supply Currents (Into<br>V <sub>CC</sub> ) Excluding External Current .....     | 16        | 8.4      | 文档支持 .....   | 68        |
| 5.9      | Typical Characteristics – LPM Supply Currents ....  | 17        | 8.5      | 相关链接 .....   | 69        |
| 5.10     | Typical Characteristics - Current Consumption Per<br>Module .....                                     | 18        | 8.6      | 社区资源 .....   | 70        |
| 5.11     | Thermal Resistance Characteristics .....  | 18        | 8.7      | 商标 .....   | 70        |
|          |   |           | 8.8      | 静电放电警告 .....   | 70        |
|          |   |           | 8.9      | Glossary .....   | 70        |
|          |   |           | <b>9</b> | <b>机械、封装和可订购信息</b> .....                                       | <b>71</b> |

## 2 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

从修订版本 C 更改为修订版本 D

| Changes from August 30, 2018 to December 10, 2019   | Page               |
|---|--------------------|
| • Changed the note that begins "Supply voltage changes faster than 0.2 V/μs can trigger a BOR reset..." in <a href="#">Section 5.3, Recommended Operating Conditions</a> .....                          | <a href="#">13</a> |
| • Added the note that begins "TI recommends that power to the DVCC pin must not exceed the limits..." in <a href="#">Section 5.3, Recommended Operating Conditions</a> .....                            | <a href="#">13</a> |
| • Added the note that begins "A capacitor tolerance of ±20% or better is required..." in <a href="#">Section 5.3, Recommended Operating Conditions</a> .....  | <a href="#">13</a> |
| • Combined former sections 5.8 and 5.10 in <a href="#">Section 5.9, Typical Characteristics – LPM Supply Currents</a> .....   | <a href="#">17</a> |
| • Added the note "See <a href="#">MSP430 32-kHz Crystal Oscillators</a> for details on crystal section, layout, and testing" to <a href="#">Table 5-3, XT1 Crystal Oscillator (Low Frequency)</a> ..... | <a href="#">20</a> |
| • Changed the note that begins "Requires external capacitors at both terminals..." in <a href="#">Table 5-3, XT1 Crystal Oscillator (Low Frequency)</a> .....   | <a href="#">20</a> |
| • Added the $t_{(int)}$ parameter in <a href="#">Table 5-9, Digital Inputs</a> .....  | <a href="#">23</a> |
| • Added the $t_{TB,cap}$ parameter in <a href="#">Table 5-12, Timer_B</a> .....   | <a href="#">25</a> |
| • Changed the parameter symbol from $R_I$ to $R_{I,MUX}$ in <a href="#">Table 5-18, ADC, Power Supply and Input Range Conditions</a> .  | <a href="#">30</a> |
| • Corrected the test conditions for the $R_{I,MUX}$ parameter in <a href="#">Table 5-18, ADC, Power Supply and Input Range Conditions</a> .....   | <a href="#">30</a> |
| • Added $R_{I,Misc}$ TYP value of 34 kΩ in <a href="#">Table 5-18, ADC, Power Supply and Input Range Conditions</a> .....   | <a href="#">30</a> |
| • Added $t_{CONVERT}$ for external ADCCLK source in <a href="#">Table 5-19, ADC, 10-Bit Timing Parameters</a> .....   | <a href="#">30</a> |
| • Added formula for $R_I$ in <a href="#">Table 5-19, ADC, 10-Bit Timing Parameters</a> .....  | <a href="#">30</a> |
| • Added the note that begins " $t_{Sample} = \ln(2^{n+1}) \times \tau$ ..." in <a href="#">Table 5-19, ADC, 10-Bit Timing Parameters</a> .....  | <a href="#">30</a> |
| • Removed the description of "±3°C" in table note that starts "The device descriptor structure ..." of <a href="#">Table 5-20, ADC, 10-Bit Linearity Parameters</a> .....                               | <a href="#">31</a> |
| • Corrected bitfield from IRDSEL to IRDSSEL in <a href="#">Section 6.11.8, Timers (Timer0_B3)</a> , in the description that starts "The interconnection of Timer0_B3 ..." .....                         | <a href="#">45</a> |
| • Corrected the ADCINCHx column heading in <a href="#">Table 6-14, ADC Channel Connections</a> .....  | <a href="#">47</a> |
| • Added P1SEL information in <a href="#">Table 6-26, Port P1, P2 Registers (Base Address: 0200h)</a> .....  | <a href="#">51</a> |
| • Added P2SEL information in <a href="#">Table 6-26, Port P1, P2 Registers (Base Address: 0200h)</a> .....  | <a href="#">51</a> |

从修订版本 B 更改为修订版本 C

| Changes from July 14, 2017 to August 29, 2018   | Page               |
|---|--------------------|
| • Combined former sections 5.8 and 5.10 in <a href="#">Section 5.9, Typical Characteristics – LPM Supply Currents</a> .....     | <a href="#">17</a> |
| • Added note to $V_{SVSH-}$ and $V_{SVSH+}$ parameters in <a href="#">Table 5-1, PMM, SVS and BOR</a> .....                     | <a href="#">19</a> |
| • Added the $t_{TB,cap}$ parameter in <a href="#">Table 5-12, Timer_B</a> .....   | <a href="#">25</a> |
| • Added the note "Controlled by the RTCKSEL bit in the SYSCFG2 register" on <a href="#">Table 6-7, Clock Distribution</a> ..... | <a href="#">41</a> |
| • Changed 1 μF capacitor to 10 μF in <a href="#">Figure 7-1, Power Supply Decoupling</a> .....                                  | <a href="#">60</a> |
| • 更新了 <a href="#">节 8.2 器件命名规则</a> 中的文本和图 .....   | <a href="#">65</a> |

从修订版本 A 更改为修订版本 B

| Changes from August 13, 2016 to July 13, 2017   | Page               |
|---|--------------------|
| • 添加了 MSP430FR2100 和 MSP430FR2000 器件 .....  | <a href="#">1</a>  |
| • 重新排列以下部分中项目： <a href="#">节 1.1, 特性</a> .....  | <a href="#">1</a>  |
| • 更正了整个文档中的 RLL 封装系列（将 QFN 变更为 VQFN） .....  | <a href="#">1</a>  |
| • 更新了 应用列表（位于 <a href="#">节 1.2</a> ） .....   | <a href="#">1</a>  |
| • 更新 <a href="#">节 1.3, 说明</a> .....  | <a href="#">2</a>  |
| • 已更正 <a href="#">图 1-1, 功能框图中端口 P1 的位数</a> .....   | <a href="#">3</a>  |
| • Updated the note that starts "This is the remapped functionality controlled by the USCIARMP bit..." in <a href="#">Table 4-2, Signal Descriptions</a> ..... | <a href="#">11</a> |

- Updated the note that starts "This is the remapped functionality controlled by the TBRMP bit..." in [Table 4-2](#), *Signal Descriptions*..... [11](#)
- Combined former sections 5.8 and 5.10 in [Section 5.9](#), *Typical Characteristics – LPM Supply Currents* ..... [17](#)
- Removed former Figure 5-2, *Low-Power Mode 3 Supply Current vs Temperature* ..... [17](#)
- Updated notes on [Section 5.11](#), *Thermal Resistance Characteristics* ..... [18](#)
- Added the  $t_{TB,cap}$  parameter in [Table 5-12](#), *Timer\_B*..... [25](#)
- Changed the entry for eUSCI\_A in the LPM3 column from Off to Optional in [Table 6-1](#), *Operating Modes*..... [37](#)
- Updated the note that starts "This is the remapped functionality controlled by the USCIARMP bit..." in [Table 6-11](#), *eUSCI Pin Configurations* ..... [44](#)
- Updated the note that starts "This is the remapped functionality controlled by the TBRMP bit..." in [Table 6-12](#), *Timer0\_B3 Signal Connections* ..... [45](#)
- Removed SYSBERRIV register (not supported) from [Table 6-21](#), *SYS Registers* ..... [50](#)
- 更新了节 8.3 工具和软件 中的“设计套件和评估模块”说明 ..... [66](#)

从初始发行版更改为修订版本 A

| Changes from August 11, 2016 to August 12, 2016   | Page               |
|---|--------------------|
| • 将文档状态从“产品预发布”更改为“生产数据” .....  | <a href="#">1</a>  |
| • Combined former sections 5.8 and 5.10 in <a href="#">Section 5.9</a> , <i>Typical Characteristics – LPM Supply Currents</i> ..... | <a href="#">17</a> |
| • Added the $t_{TB,cap}$ parameter in <a href="#">Table 5-12</a> , <i>Timer_B</i> .....   | <a href="#">25</a> |

### 3 Device Comparison

Table 3-1 summarizes the features of the available family members.

**Table 3-1. Device Comparison<sup>(1)</sup> <sup>(2)</sup>**

| DEVICE            | PROGRAM FRAM<br>(Kbytes) | SRAM<br>(Bytes) | TB0                    | eUSCI_A | 10-BIT ADC<br>CHANNELS | eCOMP0 | I/O | PACKAGE       |
|-------------------|--------------------------|-----------------|------------------------|---------|------------------------|--------|-----|---------------|
| MSP430FR2111IPW16 | 3.75                     | 1024            | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 16 PW (TSSOP) |
| MSP430FR2110IPW16 | 2                        | 1024            | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 16 PW (TSSOP) |
| MSP430FR2100IPW16 | 1                        | 512             | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 16 PW (TSSOP) |
| MSP430FR2000IPW16 | 0.5                      | 512             | 3 × CCR <sup>(3)</sup> | 1       | –                      | 1      | 12  | 16 PW (TSSOP) |
| MSP430FR2111IRLL  | 3.75                     | 1024            | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 24 RLL (VQFN) |
| MSP430FR2110IRLL  | 2                        | 1024            | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 24 RLL (VQFN) |
| MSP430FR2100IRLL  | 1                        | 512             | 3 × CCR <sup>(3)</sup> | 1       | 8                      | 1      | 12  | 24 RLL (VQFN) |
| MSP430FR2000IRLL  | 0.5                      | 512             | 3 × CCR <sup>(3)</sup> | 1       | –                      | 1      | 12  | 24 RLL (VQFN) |

- (1) For the most current device, package, and ordering information, see the *Package Option Addendum* in [§ 9](#), or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/packaging](http://www.ti.com/packaging)
- (3) A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM outputs.

#### 3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

##### [16-bit and 32-bit microcontrollers](#)

High-performance, low-power solutions to enable the autonomous future

##### [Products for MSP430 ultra-low-power sensing & measurement MCUs](#)

One platform. One ecosystem. Endless possibilities.

##### [Products for MSP430 value line & general purpose microcontrollers](#)

Low-cost, ultra-low-power MCUs for simple sensing and measurement applications

##### [Companion products for MSP430FR2111](#)

Review products that are frequently purchased or used with this product.


##### [Reference designs for MSP430FR2111](#)

Find reference designs leveraging the best in TI technology – from analog and power management to embedded processors.

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagrams


Figure 4-1 shows the pinout of the 16-pin PW package.



NOTE: The ADC (signals A0 to A7, Verif+, and Verif-) is not available on the MSP430FR2000 device.

**Figure 4-1. 16-Pin PW (TSSOP) (Top View)**

Figure 4-2 shows the pinout of the 24-pin RLL package.



NOTE: The ADC (signals A0 to A7, Verif+, and Verif-) is not available on the MSP430FR2000 device.

**Figure 4-2. 24-Pin RLL (VQFN) (Top View)**



## 4.2 Pin Attributes

Table 4-1 lists the attributes of all pins.

**Table 4-1. Pin Attributes**

| PIN NUMBER |     | SIGNAL NAME <sup>(1) (2)</sup> | SIGNAL TYPE <sup>(3)</sup> | BUFFER TYPE <sup>(4)</sup> | POWER SOURCE | RESET STATE AFTER BOR <sup>(5)</sup> |
|------------|-----|--------------------------------|----------------------------|----------------------------|--------------|--------------------------------------|
| PW16       | RLL |                                |                            |                            |              |                                      |
| 1          | 23  | P1.1 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | UCA0CLK                        | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |     | ACLK                           | O                          | LVC MOS                    | DVCC         | –                                    |
|            |     | C1                             | I                          | Analog                     | DVCC         | –                                    |
|            |     | A1 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
| 2          | 20  | P1.0 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | UCA0STE                        | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |     | SMCLK                          | O                          | LVC MOS                    | DVCC         | –                                    |
|            |     | C0                             | I                          | Analog                     | DVCC         | –                                    |
|            |     | A0 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
|            |     | Veref+ <sup>(6)</sup>          | I                          | Power                      | DVCC         | –                                    |
| 3          | 1   | TEST (RD)                      | I                          | LVC MOS                    | DVCC         | OFF                                  |
|            |     | SBWTCK                         | I                          | LVC MOS                    | DVCC         | –                                    |
| 4          | 2   | $\overline{\text{RST}}$ (RD)   | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | NMI                            | I                          | LVC MOS                    | DVCC         | –                                    |
|            |     | SBWTDIO                        | I/O                        | LVC MOS                    | DVCC         | –                                    |
| 5          | 3   | DVCC                           | P                          | Power                      | DVCC         | N/A                                  |
| 6          | 4   | DVSS                           | P                          | Power                      | DVCC         | N/A                                  |
| 7          | 5   | P2.7 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | TB0CLK                         | I                          | LVC MOS                    | DVCC         | –                                    |
|            |     | XIN                            | I                          | LVC MOS                    | DVCC         | –                                    |
| 8          | 7   | P2.6 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | MCLK                           | O                          | LVC MOS                    | DVCC         | –                                    |
|            |     | XOUT                           | O                          | LVC MOS                    | DVCC         | –                                    |
| 9          | 11  | P2.1(RD)                       | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | TB0.2                          | I/O                        | LVC MOS                    | DVCC         | –                                    |
| 10         | 8   | P2.0 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | TB0.1                          | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |     | COUT                           | O                          | LVC MOS                    | DVCC         | –                                    |
| 11         | 13  | P1.7 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |     | UCA0TXD                        | O                          | LVC MOS                    | DVCC         | –                                    |
|            |     | UCA0SIMO                       | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |     | TB0.2                          | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |     | TDO                            | O                          | LVC MOS                    | DVCC         | –                                    |
|            |     | A7 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
|            |     | VREF+                          | O                          | Power                      | DVCC         | –                                    |

- (1) Signals names with (RD) denote the reset default pin name.
- (2) To determine the pin mux encodings for each pin, see [Section 6.11.15](#).
- (3) Signal Types: I = Input, O = Output, I/O = Input or Output.
- (4) Buffer Types: LVC MOS, Analog, or Power (see [Section 4.6](#))
- (5) Reset States:  
 OFF = High-impedance input with pullup or pulldown disabled (if available)  
 N/A = Not applicable
- (6) The ADC is not available on the MSP430FR2000 device.

Table 4-1. Pin Attributes (continued)

| PIN NUMBER |                                    | SIGNAL NAME <sup>(1)</sup> (2) | SIGNAL TYPE <sup>(3)</sup> | BUFFER TYPE <sup>(4)</sup> | POWER SOURCE | RESET STATE AFTER BOR <sup>(5)</sup> |
|------------|------------------------------------|--------------------------------|----------------------------|----------------------------|--------------|--------------------------------------|
| PW16       | RLL                                |                                |                            |                            |              |                                      |
| 12         | 14                                 | P1.6 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |                                    | UCA0RXD                        | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | UCA0SOMI                       | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TB0.1                          | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TDI                            | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TCLK                           | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | A6 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
| 13         | 15                                 | P1.5 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |                                    | UCA0CLK                        | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TMS                            | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | A5 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
| 14         | 16                                 | P1.4 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |                                    | UCA0STE                        | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TCK                            | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | A4 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
| 15         | 17                                 | P1.3 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |                                    | UCA0TXD                        | O                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | UCA0SIMO                       | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | C3                             | I                          | Analog                     | DVCC         | –                                    |
|            |                                    | A3 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
| 16         | 19                                 | P1.2 (RD)                      | I/O                        | LVC MOS                    | DVCC         | OFF                                  |
|            |                                    | UCA0RXD                        | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | UCA0SOMI                       | I/O                        | LVC MOS                    | DVCC         | –                                    |
|            |                                    | TB0TRG                         | I                          | LVC MOS                    | DVCC         | –                                    |
|            |                                    | C2                             | I                          | Analog                     | DVCC         | –                                    |
|            |                                    | A2 <sup>(6)</sup>              | I                          | Analog                     | DVCC         | –                                    |
|            |                                    | Verif- <sup>(6)</sup>          | I                          | Power                      | DVCC         | –                                    |
|            | 6, 9, 10,<br>12, 18, 21,<br>22, 24 | NC <sup>(7)</sup>              | –                          | –                          | –            | –                                    |

(7) NC = Not connected

### 4.3 Signal Descriptions

Table 4-2 describes the signals for all device variants and package options.

**Table 4-2. Signal Descriptions**

| FUNCTION           | SIGNAL NAME             | PIN NUMBER |     | PIN TYPE | DESCRIPTION   |
|--------------------|-------------------------|------------|-----|----------|---|
|                    |                         | PW16       | RLL |          |   |
| ADC <sup>(1)</sup> | A0                      | 2          | 20  | I        | Analog input A0   |
|                    | A1                      | 1          | 23  | I        | Analog input A1   |
|                    | A2                      | 16         | 19  | I        | Analog input A2   |
|                    | A3                      | 15         | 17  | I        | Analog input A3   |
|                    | A4                      | 14         | 16  | I        | Analog input A4   |
|                    | A5                      | 13         | 15  | I        | Analog input A5   |
|                    | A6                      | 12         | 14  | I        | Analog input A6   |
|                    | A7                      | 11         | 13  | I        | Analog input A7   |
|                    | Vref+                   | 2          | 20  | I        | ADC positive reference  |
|                    | Vref-                   | 16         | 19  | I        | ADC negative reference  |
| eCOMP0             | C0                      | 2          | 20  | I        | Comparator input channel C0                                   |
|                    | C1                      | 1          | 23  | I        | Comparator input channel C1                                   |
|                    | C2                      | 16         | 19  | I        | Comparator input channel C2                                   |
|                    | C3                      | 15         | 17  | I        | Comparator input channel C3                                   |
|                    | COUT                    | 10         | 8   | O        | Comparator output channel COUT                                |
| Clock              | ACLK                    | 1          | 23  | O        | ACLK output   |
|                    | MCLK                    | 8          | 7   | O        | MCLK output   |
|                    | SMCLK                   | 2          | 20  | O        | SMCLK output  |
|                    | XIN                     | 7          | 5   | I        | Input terminal for crystal oscillator                         |
|                    | XOUT                    | 8          | 7   | O        | Output terminal for crystal oscillator                        |
| Debug              | SBWTCK                  | 3          | 1   | I        | Spy-Bi-Wire input clock                                       |
|                    | SBWDIO                  | 4          | 2   | I/O      | Spy-Bi-Wire data input/output                                 |
|                    | TCK                     | 14         | 16  | I        | Test clock  |
|                    | TCLK                    | 12         | 14  | I        | Test clock input  |
|                    | TDI                     | 12         | 14  | I        | Test data input   |
|                    | TDO                     | 11         | 13  | O        | Test data output  |
|                    | TMS                     | 13         | 15  | I        | Test mode select  |
|                    | TEST                    | 3          | 1   | I        | Test mode pin – selected digital I/O on JTAG pins             |
| System             | NMI                     | 4          | 2   | I        | Nonmaskable interrupt input                                   |
|                    | $\overline{\text{RST}}$ | 4          | 2   | I/O      | Reset input, active low                                       |
| Power              | DVCC                    | 5          | 3   | P        | Power supply  |
|                    | DVSS                    | 6          | 4   | P        | Power ground  |
|                    | VREF+                   | 11         | 13  | P        | Output of positive reference voltage with ground as reference |

(1) The ADC is not available on the MSP430FR2000 device.

Table 4-2. Signal Descriptions (continued)

| FUNCTION                | SIGNAL NAME          | PIN NUMBER |                              | PIN TYPE                    | DESCRIPTION  |
|-------------------------|----------------------|------------|------------------------------|-----------------------------|--|
|                         |                      | PW16       | RLL                          |                             |  |
| GPIO                    | P1.0                 | 2          | 20                           | I/O                         | General-purpose I/O  |
|                         | P1.1                 | 1          | 23                           | I/O                         | General-purpose I/O  |
|                         | P1.2                 | 16         | 19                           | I/O                         | General-purpose I/O  |
|                         | P1.3                 | 15         | 17                           | I/O                         | General-purpose I/O  |
|                         | P1.4                 | 14         | 16                           | I/O                         | General-purpose I/O <sup>(2)</sup>                                   |
|                         | P1.5                 | 13         | 15                           | I/O                         | General-purpose I/O <sup>(2)</sup>                                   |
|                         | P1.6                 | 12         | 14                           | I/O                         | General-purpose I/O <sup>(2)</sup>                                   |
|                         | P1.7                 | 11         | 13                           | I/O                         | General-purpose I/O <sup>(2)</sup>                                   |
|                         | P2.0                 | 10         | 8                            | I/O                         | General-purpose I/O  |
|                         | P2.1                 | 9          | 11                           | I/O                         | General-purpose I/O  |
|                         | P2.6                 | 8          | 7                            | I/O                         | General-purpose I/O  |
|                         | P2.7                 | 7          | 5                            | I/O                         | General-purpose I/O  |
|                         | SPI and UART         | UCA0CLK    | 13                           | 15                          | I/O  |
| UCA0RXD                 |                      | 12         | 14                           | I                           | eUSCI_A0 UART receive data   |
| UCA0SIMO                |                      | 11         | 13                           | I/O                         | eUSCI_A0 SPI slave in/master out                                     |
| UCA0SOMI                |                      | 12         | 14                           | I/O                         | eUSCI_A0 SPI slave out/master in                                     |
| UCA0STE                 |                      | 14         | 16                           | I/O                         | eUSCI_A0 SPI slave transmit enable                                   |
| UCA0TXD                 |                      | 11         | 13                           | O                           | eUSCI_A0 UART transmit data  |
| UCA0CLK <sup>(3)</sup>  |                      | 1          | 23                           | I/O                         | eUSCI_A0 SPI clock input/output                                      |
| UCA0RXD <sup>(3)</sup>  |                      | 16         | 19                           | I                           | eUSCI_A0 UART receive data   |
| UCA0SIMO <sup>(3)</sup> |                      | 15         | 17                           | I/O                         | eUSCI_A0 SPI slave in/master out                                     |
| UCA0SOMI <sup>(3)</sup> |                      | 16         | 19                           | I/O                         | eUSCI_A0 SPI slave out/master in                                     |
| UCA0STE <sup>(3)</sup>  |                      | 2          | 20                           | I/O                         | eUSCI_A0 SPI slave transmit enable                                   |
| UCA0TXD <sup>(3)</sup>  | 15                   | 17         | O                            | eUSCI_A0 UART transmit data |  |
| Timer_B                 | TB0.1                | 12         | 14                           | I/O                         | Timer TB0 CCR1 capture: CCI1A input, compare: Out1 outputs           |
|                         | TB0.2                | 11         | 13                           | I/O                         | Timer TB0 CCR2 capture: CCI2A input, compare: Out2 outputs           |
|                         | TB0CLK               | 7          | 5                            | I                           | Timer clock input TBCLK for TB0                                      |
|                         | TB0TRG               | 16         | 19                           | I                           | TB0 external trigger input for TB0OUTH                               |
|                         | TB0.1 <sup>(4)</sup> | 10         | 8                            | I/O                         | Timer TB0 CCR1 capture: CCI1A input, compare: Out1 outputs           |
|                         | TB0.2 <sup>(4)</sup> | 9          | 11                           | I/O                         | Timer TB0 CCR2 capture: CCI2A input, compare: Out2 outputs           |
| NC pad                  | NC                   | –          | 6, 9, 10, 12, 18, 21, 22, 24 | –                           | Do not connect   |
| VQFN pad                | Pad                  | –          | Pad                          |                             | VQFN package (RLL) exposed thermal pad. Connect to V <sub>SS</sub> . |

- (2) Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to prevent collisions.
- (3) This is the remapped functionality controlled by the USCIARMP bit in the SYSCFG3 register. Only one selected port is valid at the same time.
- (4) This is the remapped functionality controlled by the TBRMP bit in the SYSCFG3 register. Only one selected port is valid at the same time when TB0 acts as capture input functionality. TB0 PWM outputs regardless of the setting on this remap bit.

## 4.4 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see [Section 6.11.15](#).

## 4.5 Connection of Unused Pins

[Table 4-3](#) lists the correct termination of unused pins.

**Table 4-3. Connection of Unused Pins<sup>(1)</sup>**

| PIN                                | POTENTIAL | COMMENT  |
|------------------------------------|-----------|--|
| Px.0 to Px.7                       | Open      | Set to port function, output direction (PxDIR.n = 1)   |
| $\overline{\text{RST}}/\text{NMI}$ | DVCC      | 47-k $\Omega$ pullup or internal pullup selected with 10-nF (1.1 nF) pulldown <sup>(2)</sup> |
| TEST                               | Open      | This pin always has an internal pulldown enabled.  |

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like FET interfaces or GANG programmers.

## 4.6 Buffer Type

[Table 4-4](#) defines the pin buffer types that are listed in [Table 4-1](#).

**Table 4-4. Buffer Type**

| BUFFER TYPE (STANDARD) | NOMINAL VOLTAGE | HYSTERESIS                | PU OR PD     | NOMINAL PU OR PD STRENGTH ( $\mu\text{A}$ ) | OUTPUT DRIVE STRENGTH (mA)           | OTHER CHARACTERISTICS  |
|------------------------|-----------------|---------------------------|--------------|---|--------------------------------------|--|
| LVC MOS                | 3.0 V           | $\Upsilon$ <sup>(1)</sup> | Programmable | See <a href="#">Section 5.12.4</a>          | See <a href="#">Section 5.12.4.1</a> |  |
| Analog                 | 3.0 V           | No                        | No           | N/A   | N/A                                  | See the analog modules in <a href="#">Section 5</a> for details. |
| Power (DVCC)           | 3.0 V           | No                        | No           | N/A   | N/A                                  | SVS enables hysteresis on DVCC.                                  |
| Power (AVCC)           | 3.0 V           | No                        | No           | N/A   | N/A                                  |  |

- (1) Only for input pins

## 5 Specifications

### 5.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

|  | MIN  | MAX                                  | UNIT |
|--|------|--------------------------------------|------|
| Voltage applied at DVCC pin to V <sub>SS</sub>             | -0.3 | 4.1                                  | V    |
| Voltage applied to any pin <sup>(2)</sup>                  | -0.3 | V <sub>CC</sub> + 0.3<br>(4.1 V Max) | V    |
| Diode current at any device pin                            |      | ±2                                   | mA   |
| Maximum junction temperature, T <sub>J</sub>               |      | 85                                   | °C   |
| Storage temperature range, T <sub>stg</sub> <sup>(3)</sup> | -40  | 125                                  | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are referenced to V<sub>SS</sub>.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 5.2 ESD Ratings

|  |  | VALUE | UNIT |
|--|--|-------|------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 | V    |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±250 V may actually have higher performance.

### 5.3 Recommended Operating Conditions

|                     |   | MIN  | NOM | MAX               | UNIT |
|---------------------|---|--|-----|-------------------|------|
| V <sub>CC</sub>     | Supply voltage applied at DVCC pin <sup>(1) (2)(3)(4)</sup> | 1.8  |     | 3.6               | V    |
| V <sub>SS</sub>     | Supply voltage applied at DVSS pin                          |  | 0   |                   | V    |
| T <sub>A</sub>      | Operating free-air temperature                              | -40  |     | 85                | °C   |
| T <sub>J</sub>      | Operating junction temperature                              | -40  |     | 85                | °C   |
| C <sub>DVCC</sub>   | Recommended capacitor at DVCC <sup>(5)</sup>                | 4.7  | 10  |                   | µF   |
| f <sub>SYSTEM</sub> | Processor frequency (maximum MCLK frequency) <sup>(6)</sup> | No FRAM wait states (NWAITS <sub>x</sub> = 0)                  |     | 8                 | MHz  |
|                     |   | With FRAM wait states (NWAITS <sub>x</sub> = 1) <sup>(7)</sup> |     | 16 <sup>(8)</sup> |      |
| f <sub>ACLK</sub>   | Maximum ACLK frequency                                      |  |     | 40                | kHz  |
| f <sub>SMCLK</sub>  | Maximum SMCLK frequency                                     |  |     | 16 <sup>(8)</sup> | MHz  |

- (1) Supply voltage changes faster than 0.2 V/µs can trigger a BOR reset even within the recommended supply voltage range. Following the data sheet recommendation for capacitor C<sub>DVCC</sub> limits the slopes accordingly.
- (2) Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.
- (3) TI recommends that power to the DVCC pin must not exceed the limits specified in *Recommended Operating Conditions*. Exceeding the specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.
- (4) The minimum supply voltage is defined by the SVS levels. See the SVS threshold parameters in [Table 5-1](#).
- (5) A capacitor tolerance of ±20% or better is required. A low-ESR ceramic capacitor of 100 nF (minimum) should be placed as close as possible (within a few millimeters) to the respective pin pair.
- (6) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (7) Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed without wait states.
- (8) If clock sources such as HF crystals or the DCO with frequencies >16 MHz are used, the clock must be divided in the clock system to comply with this operating condition.

## 5.4 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

 See <sup>(1)</sup>

| PARAMETER                    | EXECUTION MEMORY             | TEST CONDITION | FREQUENCY ( $f_{MCLK} = f_{SMCLK}$ )    |     |   |     |   |         | UNIT |
|------------------------------|------------------------------|----------------|---|-----|---|-----|---|---------|------|
|                              |                              |                | 1 MHz<br>0 WAIT STATES<br>(NWAITSx = 0) |     | 8 MHz<br>0 WAIT STATES<br>(NWAITSx = 0) |     | 16 MHz<br>1 WAIT STATE<br>(NWAITSx = 1) |         |      |
|                              |                              |                | TYP                                     | MAX | TYP                                     | MAX | TYP                                     | MAX     |      |
| $I_{AM, FRAM}$ (0%)          | FRAM<br>0% cache hit ratio   | 3.0 V, 25°C    | 460                                     |     | 2670                                    |     | 2940                                    | $\mu A$ |      |
|                              |                              | 3.0 V, 85°C    | 475                                     |     | 2730                                    |     | 2980                                    |         |      |
| $I_{AM, FRAM}$ (100%)        | FRAM<br>100% cache hit ratio | 3.0 V, 25°C    | 191                                     |     | 570                                     |     | 942                                     | $\mu A$ |      |
|                              |                              | 3.0 V, 85°C    | 199                                     |     | 585                                     |     | 960                                     |         |      |
| $I_{AM, RAM}$ <sup>(2)</sup> | RAM                          | 3.0 V, 25°C    | 213                                     |     | 739                                     |     | 1244                                    | $\mu A$ |      |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. Characterized with program executing typical data processing.

$f_{ACLK} = 32768$  Hz,  $f_{MCLK} = f_{SMCLK} = f_{DCO}$  at specified frequency

Program and data entirely reside in FRAM. All execution is from FRAM.

(2) Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.

## 5.5 Active Mode Supply Current Per MHz

 $V_{CC} = 3.0$  V,  $T_A = 25^\circ C$  (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS   | TYP | UNIT        |
|---|---|-----|-------------|
| $dI_{AM,FRAM}/df$ Active mode current consumption per MHz, execution from FRAM, no wait states <sup>(1)</sup> | $[(I_{AM}$ 75% cache hit rate at 8 MHz) – $(I_{AM}$ 75% cache hit rate at 1 MHz)] / 7 MHz | 120 | $\mu A/MHz$ |

(1) All peripherals are turned on in default settings.

## 5.6 Low-Power Mode LPM0 Supply Currents Into $V_{CC}$ Excluding External Current

 $V_{CC} = 3.0$  V,  $T_A = 25^\circ C$  (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

| PARAMETER  | $V_{CC}$ | FREQUENCY ( $f_{SMCLK}$ ) |     |       |     |        |         | UNIT |
|------------|----------|---------------------------|-----|-------|-----|--------|---------|------|
|            |          | 1 MHz                     |     | 8 MHz |     | 16 MHz |         |      |
|            |          | TYP                       | MAX | TYP   | MAX | TYP    | MAX     |      |
| $I_{LPM0}$ | 2.0 V    | 148                       |     | 295   |     | 398    | $\mu A$ |      |
|            | 3.0 V    | 157                       |     | 304   |     | 402    |         |      |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) Current for watchdog timer clocked by SMCLK included.

$f_{ACLK} = 32768$  Hz,  $f_{MCLK} = 0$  MHz,  $f_{SMCLK}$  at specified frequency.

## 5.7 Low-Power Mode LPM3, LPM4 Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup> (see Figure 5-1)

| PARAMETER  | $V_{CC}$ | TEMPERATURE |     |      |     |      |      | UNIT    |
|--|----------|-------------|-----|------|-----|------|------|---------|
|  |          | -40°C       |     | 25°C |     | 85°C |      |         |
|  |          | TYP         | MAX | TYP  | MAX | TYP  | MAX  |         |
| $I_{LPM3,XT1}$ Low-power mode 3, includes SVS <sup>(2) (3) (4)</sup>         | 3.0 V    | 0.95        |     | 1.07 |     | 2.13 | 6.00 | $\mu A$ |
|  | 2.0 V    | 0.92        |     | 1.03 |     | 2.09 |      |         |
| $I_{LPM3,VLO}$ Low-power mode 3, VLO, excludes SVS <sup>(5)</sup>            | 3.0 V    | 0.76        |     | 0.87 |     | 1.94 | 5.70 | $\mu A$ |
|  | 2.0 V    | 0.74        |     | 0.85 |     | 1.90 |      |         |
| $I_{LPM3, RTC}$ Low-power mode 3, RTC, excludes SVS <sup>(6)</sup>           | 3.0 V    | 0.88        |     | 1.00 |     | 2.06 |      | $\mu A$ |
|  | 2.0 V    | 0.86        |     | 0.98 |     | 2.02 |      |         |
| $I_{LPM4, SVS}$ Low-power mode 4, includes SVS                               | 3.0 V    | 0.49        |     | 0.58 |     | 1.60 |      | $\mu A$ |
|  | 2.0 V    | 0.46        |     | 0.56 |     | 1.57 |      |         |
| $I_{LPM4}$ Low-power mode 4, excludes SVS                                    | 3.0 V    | 0.33        |     | 0.42 |     | 1.44 |      | $\mu A$ |
|  | 2.0 V    | 0.32        |     | 0.41 |     | 1.42 |      |         |
| $I_{LPM4, RTC, VLO}$ Low-power mode 4, RTC is sourced from VLO, excludes SVS | 3.0 V    | 0.48        |     | 0.59 |     | 1.91 |      | $\mu A$ |
|  | 2.0 V    | 0.48        |     | 0.58 |     | 1.89 |      |         |
| $I_{LPM4, RTC, XT1}$ Low-power mode 4, RTC is sourced from XT1, excludes SVS | 3.0 V    | 0.89        |     | 1.04 |     | 2.41 |      | $\mu A$ |
|  | 2.0 V    | 0.88        |     | 1.02 |     | 2.38 |      |         |

- (1) All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current
- (2) Not applicable for devices with HF crystal oscillator only.
- (3) Characterized with a Seiko Crystal SC-32S MS1V-T1K crystal with a load capacitance chosen to closely match the required load.
- (4) Low-power mode 3, includes SVS test conditions:  
Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1} = 32768$  Hz,  $f_{ACLK} = f_{XT1}$ ,  $f_{MCLK} = f_{SMCLK} = 0$  MHz
- (5) Low-power mode 3, VLO, excludes SVS test conditions:  
Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1} = 32768$  Hz,  $f_{MCLK} = f_{SMCLK} = 0$  MHz
- (6) RTC periodically wakes every second with external 32768-Hz as source.



## 5.8 Low-Power Mode LPMx.5 Supply Currents (Into $V_{CC}$ ) Excluding External Current



over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER   | $V_{CC}$ | TEMPERATURE |     |       |     |       |       | UNIT    |
|---|----------|-------------|-----|-------|-----|-------|-------|---------|
|   |          | -40°C       |     | 25°C  |     | 85°C  |       |         |
|   |          | TYP         | MAX | TYP   | MAX | TYP   | MAX   |         |
| $I_{LPM3.5, XT1}$ Low-power mode 3.5, includes SVS <sup>(1) (2) (3)</sup><br>(also see <a href="#">Figure 5-2</a> ) | 3.0 V    | 0.60        |     | 0.66  |     | 0.80  | 2.17  | $\mu A$ |
|   | 2.0 V    | 0.57        |     | 0.64  |     | 0.75  |       |         |
| $I_{LPM4.5, SVS}$ Low-power mode 4.5, includes SVS <sup>(4)</sup>   | 3.0 V    | 0.23        |     | 0.25  |     | 0.32  | 0.43  | $\mu A$ |
|   | 2.0 V    | 0.20        |     | 0.23  |     | 0.27  |       |         |
| $I_{LPM4.5}$ Low-power mode 4.5, excludes SVS <sup>(5)</sup><br>(also see <a href="#">Figure 5-3</a> )              | 3.0 V    | 0.025       |     | 0.034 |     | 0.064 | 0.130 | $\mu A$ |
|   | 2.0 V    | 0.021       |     | 0.029 |     | 0.055 |       |         |

- (1) Not applicable for devices with HF crystal oscillator only.
- (2) Characterized with a Seiko Crystal SC-32S crystal with a load capacitance chosen to closely match the required load.
- (3) Low-power mode 3.5, includes SVS test conditions:  
Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1} = 32768$  Hz,  $f_{ACLK} = f_{XT1}$ ,  $f_{MCLK} = f_{SMCLK} = 0$  MHz
- (4) Low-power mode 4.5, includes SVS test conditions:  
Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1} = 0$  Hz,  $f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$  MHz
- (5) Low-power mode 4.5, excludes SVS test conditions:  
Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1} = 0$  Hz,  $f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$  MHz

### 5.9 Typical Characteristics – LPM Supply Currents

3 V at 25°C and 3 V at 85°C



## 5.10 Typical Characteristics - Current Consumption Per Module

| MODULE  | TEST CONDITIONS                | REFERENCE CLOCK    | TYP | UNIT   |
|---------|--------------------------------|--------------------|-----|--------|
| Timer_B | SMCLK = 8 Hz, MC = 10          | Module input clock | 5   | μA/MHz |
| eUSCI_A | UART mode                      | Module input clock | 7   | μA/MHz |
| eUSCI_A | SPI mode                       | Module input clock | 5   | μA/MHz |
| RTC     |                                | 32 kHz             | 85  | nA     |
| CRC     | From start to end of operation | MCLK               | 8.5 | μA/MHz |

## 5.11 Thermal Resistance Characteristics

| THERMAL METRIC <sup>(1)</sup> (2) |   |                     | VALUE | UNIT |
|-----------------------------------|---|---------------------|-------|------|
| R <sub>θJA</sub>                  | Junction-to-ambient thermal resistance, still air | VQFN 24 pin (RLL)   | 38.7  | °C/W |
|                                   |   | TSSOP 16 pin (PW16) | 106.5 |      |
| R <sub>θJC</sub>                  | Junction-to-case (top) thermal resistance         | VQFN 24 pin (RLL)   | 39.5  | °C/W |
|                                   |   | TSSOP 16 pin (PW16) | 41.2  |      |
| R <sub>θJB</sub>                  | Junction-to-board thermal resistance              | VQFN 24 pin (RLL)   | 8.6   | °C/W |
|                                   |   | TSSOP 16 pin (PW16) | 51.5  |      |

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
- (2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R<sub>θJC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC standards:
- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
  - JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
  - JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
  - JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

## 5.12 Timing and Switching Characteristics

### 5.12.1 Power Supply Sequencing

Figure 5-4 shows the power cycle, SVS, and BOR reset conditions.




Figure 5-4. Power Cycle, SVS, and BOR Reset Conditions

Table 5-1 lists the characteristics of the SVS and BOR.

**Table 5-1. PMM, SVS and BOR**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |   | TEST CONDITIONS         | MIN  | TYP  | MAX  | UNIT |
|---------------------|---|-------------------------|------|------|------|------|
| $V_{BOR, safe}$     | Safe BOR power-down level <sup>(1)</sup>              |                         | 0.1  |      |      | V    |
| $t_{BOR, safe}$     | Safe BOR reset delay <sup>(2)</sup>                   |                         | 10   |      |      | ms   |
| $I_{SVSH, AM}$      | SVS <sub>H</sub> current consumption, active mode     | $V_{CC} = 3.6\text{ V}$ |      |      | 1.5  | μA   |
| $I_{SVSH, LPM}$     | SVS <sub>H</sub> current consumption, low-power modes | $V_{CC} = 3.6\text{ V}$ |      | 240  |      | nA   |
| $V_{SVSH-}$         | SVS <sub>H</sub> power-down level <sup>(3)</sup>      |                         | 1.71 | 1.81 | 1.86 | V    |
| $V_{SVSH+}$         | SVS <sub>H</sub> power-up level <sup>(3)</sup>        |                         | 1.74 | 1.88 | 1.99 | V    |
| $V_{SVSH, hys}$     | SVS <sub>H</sub> hysteresis                           |                         |      | 80   |      | mV   |
| $t_{PD, SVSH, AM}$  | SVS <sub>H</sub> propagation delay, active mode       |                         |      |      | 10   | μs   |
| $t_{PD, SVSH, LPM}$ | SVS <sub>H</sub> propagation delay, low-power modes   |                         |      |      | 100  | μs   |

(1) A safe BOR can be correctly generated only if DVCC drops below this voltage before it rises.

(2) When an BOR occurs, a safe BOR can be correctly generated only if DVCC is kept low longer than this period before it reaches  $V_{SVSH+}$ .

(3) For additional information, see the [Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference Design](#).

## 5.12.2 Reset Timing

Table 5-2 lists the wake-up time characteristics.

**Table 5-2. Wake-up Times From Low-Power Modes and Reset**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP                   | MAX | UNIT |
|-----------------------|--|-----------------|-----------------|-----|-----------------------|-----|------|
| $t_{WAKE-UP\ FRAM}$   | (Additional) wake-up time to activate the FRAM in AM if previously disabled through the FRAM controller or from an LPM if immediate activation is selected for wakeup <sup>(1)</sup> |                 | 3 V             |     | 10                    |     | μs   |
| $t_{WAKE-UP\ LPM0}$   | Wake-up time from LPM0 to active mode <sup>(1)</sup>   |                 | 3 V             |     | $200 + 2.5 / f_{DCO}$ |     | ns   |
| $t_{WAKE-UP\ LPM3}$   | Wake-up time from LPM3 to active mode <sup>(1)</sup>   |                 | 3 V             |     | 10                    |     | μs   |
| $t_{WAKE-UP\ LPM4}$   | Wake-up time from LPM4 to active mode <sup>(2)</sup>   |                 | 3 V             |     | 10                    |     | μs   |
| $t_{WAKE-UP\ LPM3.5}$ | Wake-up time from LPM3.5 to active mode <sup>(2)</sup>   |                 | 3 V             |     | 350                   |     | μs   |
| $t_{WAKE-UP\ LPM4.5}$ | Wake-up time from LPM4.5 to active mode <sup>(2)</sup>   | SVSHE = 1       | 3 V             |     | 350                   |     | μs   |
|                       |  | SVSHE = 0       |                 |     | 1                     |     | ms   |
| $t_{WAKE-UP-RESET}$   | Wake-up time from $\overline{RST}$ or BOR event to active mode <sup>(2)</sup>  |                 | 3 V             |     | 1                     |     | ms   |
| $t_{RESET}$           | Pulse duration required at $\overline{RST}/NMI$ pin to accept a reset  |                 |                 | 2   |                       |     | μs   |

(1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge.

(2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

### 5.12.3 Clock Specifications

Table 5-3 lists the characteristics of the XT1 in low-frequency mode.

**Table 5-3. XT1 Crystal Oscillator (Low Frequency)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>

| PARAMETER                |  | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP   | MAX  | UNIT |
|--------------------------|--|--|-----------------|-----|-------|------|------|
| f <sub>XT1, LF</sub>     | XT1 oscillator crystal, low frequency                    | LFXTBYPASS = 0   |                 |     | 32768 |      | Hz   |
| DC <sub>XT1, LF</sub>    | XT1 oscillator LF duty cycle                             | Measured at MCLK,<br>f <sub>LFXT</sub> = 32768 Hz  |                 | 30% |       | 70%  |      |
| f <sub>XT1, SW</sub>     | XT1 oscillator logic-level square-wave input frequency   | LFXTBYPASS = 1 <sup>(3)</sup> <sup>(4)</sup>   |                 |     | 32768 |      | Hz   |
| DC <sub>XT1, SW</sub>    | LFXT oscillator logic-level square-wave input duty cycle | LFXTBYPASS = 1   |                 | 40% |       | 60%  |      |
| OA <sub>LFXT</sub>       | Oscillation allowance for LF crystals <sup>(5)</sup>     | LFXTBYPASS = 0, LFXTDRIVE = {3},<br>f <sub>LFXT</sub> = 32768 Hz, C <sub>L,eff</sub> = 12.5 pF                         |                 |     | 200   |      | kΩ   |
| C <sub>L,eff</sub>       | Integrated effective load capacitance <sup>(6)</sup>     | See <sup>(7)</sup>   |                 |     | 1     |      | pF   |
| t <sub>START, LFXT</sub> | Start-up time <sup>(8)</sup>                             | f <sub>OSC</sub> = 32768 Hz<br>LFXTBYPASS = 0, LFXTDRIVE = {3},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12.5 pF |                 |     | 1000  |      | ms   |
| f <sub>Fault, LFXT</sub> | Oscillator fault frequency <sup>(9)</sup>                | XTS = 0 <sup>(10)</sup>  |                 | 0   |       | 3500 | Hz   |

- (1) To improve EMI on the LFXT oscillator, observe the following guidelines:
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) See [MSP430 32-kHz Crystal Oscillators](#) for details on crystal section, layout, and testing.
- (3) When LFXTBYPASS is set, LFXT circuits are automatically powered down. The input signal is a digital square wave with parametrics defined in [Table 5-9](#). Duty cycle requirements are defined by DC<sub>LFXT, SW</sub>.
- (4) Maximum frequency of operation of the entire device cannot be exceeded.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For LFXTDRIVE = {0}, C<sub>L,eff</sub> = 3.7 pF
  - For LFXTDRIVE = {1}, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF
  - For LFXTDRIVE = {2}, 6 pF ≤ C<sub>L,eff</sub> ≤ 10 pF
  - For LFXTDRIVE = {3}, 6 pF ≤ C<sub>L,eff</sub> ≤ 12 pF
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- (8) Includes start-up counter of 1024 clock cycles.
- (9) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications may set the flag. A static condition or stuck at fault condition sets the flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-4 lists the frequency characteristics of the DCO FLL.

**Table 5-4. DCO FLL, Frequency**

Over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER              |   | TEST CONDITIONS                                      | V <sub>CC</sub> | MIN   | TYP    | MAX  | UNIT |
|------------------------|---|--|-----------------|-------|--------|------|------|
| f <sub>DCO, FLL</sub>  | FLL lock frequency, 16 MHz, 25°C          | Measured at MCLK, internal trimmed REFO as reference | 3.0 V           | -1.0% |        | 1.0% |      |
|                        | FLL lock frequency, 16 MHz, -40°C to 85°C |  | 3.0 V           | -2.0% |        | 2.0% |      |
|                        | FLL lock frequency, 16 MHz, -40°C to 85°C | Measured at MCLK, XT1 crystal as reference           | 3.0 V           | -0.5% |        | 0.5% |      |
| f <sub>DUTY</sub>      | Duty cycle                                | Measured at MCLK, XT1 crystal as reference           | 3.0 V           | 40%   | 50%    | 60%  |      |
| Jitter <sub>CC</sub>   | Cycle-to-cycle jitter, 16 MHz             |  | 3.0 V           |       | 0.25%  |      |      |
| Jitter <sub>long</sub> | Long term Jitter, 16 MHz                  |  | 3.0 V           |       | 0.022% |      |      |
| t <sub>FLL, lock</sub> | FLL lock time                             |  | 3.0 V           |       | 245    |      | ms   |

Table 5-5 lists the frequency characteristics of the DCO.

**Table 5-5. DCO Frequency**

Over recommended operating free-air temperature (unless otherwise noted) (see Figure 5-5)


| PARAMETER                               |                       | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|---|-----------------------|---|-----------------|-----|------|-----|------|
| f <sub>DCO, 16 MHz</sub> <sup>(1)</sup> | DCO frequency, 16 MHz | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 7.8  |     | MHz  |
|   |                       | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 12.5 |     |      |
|   |                       | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 18.0 |     |      |
|   |                       | DCORSEL = 101b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 30.0 |     |      |
| f <sub>DCO, 12 MHz</sub> <sup>(1)</sup> | DCO frequency, 12 MHz | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 6.0  |     | MHz  |
|   |                       | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 9.5  |     |      |
|   |                       | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 13.5 |     |      |
|   |                       | DCORSEL = 100b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 22.0 |     |      |
| f <sub>DCO, 8 MHz</sub> <sup>(1)</sup>  | DCO frequency, 8 MHz  | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 3.8  |     | MHz  |
|   |                       | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 6.5  |     |      |
|   |                       | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 9.5  |     |      |
|   |                       | DCORSEL = 011b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 16.0 |     |      |
| f <sub>DCO, 4 MHz</sub> <sup>(1)</sup>  | DCO frequency, 4 MHz  | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 2.0  |     | MHz  |
|   |                       | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 3.2  |     |      |
|   |                       | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 4.8  |     |      |
|   |                       | DCORSEL = 010b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 8.0  |     |      |

(1) This frequency reflects the achievable frequency range when FLL is either enabled or disabled.

**Table 5-5. DCO Frequency (continued)**

Over recommended operating free-air temperature (unless otherwise noted) (see Figure 5-5)

| PARAMETER   | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|---|---|-----------------|-----|------|-----|------|
| f <sub>DCO, 2 MHz</sub> <sup>(1)</sup> DCO frequency, 2 MHz | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 1.0  |     | MHz  |
|   | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 1.7  |     |      |
|   | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 2.5  |     |      |
|   | DCORSEL = 001b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 4.2  |     |      |
| f <sub>DCO, 1 MHz</sub> <sup>(1)</sup> DCO frequency, 1 MHz | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 0   | 3.0 V           |     | 0.5  |     | MHz  |
|   | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 000b, DCO = 511 |                 |     | 0.85 |     |      |
|   | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 0   |                 |     | 1.2  |     |      |
|   | DCORSEL = 000b, DISMOD = 1b, DCOFTRIM = 111b, DCO = 511 |                 |     | 2.1  |     |      |



**Figure 5-5. Typical DCO Frequency**

Table 5-6 lists the characteristics of the REFO.

**Table 5-6. REFO**

Over recommended operating free-air temperature (unless otherwise noted)

| PARAMETER                            | TEST CONDITIONS                     | V <sub>CC</sub>                         | MIN            | TYP   | MAX   | UNIT |
|--------------------------------------|-------------------------------------|---|----------------|-------|-------|------|
| I <sub>REFO</sub>                    | REFO oscillator current consumption | T <sub>A</sub> = 25°C                   |                | 15    |       | μA   |
| f <sub>REFO</sub>                    | REFO calibrated frequency           | Measured at MCLK                        |                | 32768 |       | Hz   |
|                                      | REFO absolute calibrated tolerance  | –40°C to 85°C                           | 1.8 V to 3.6 V | –3.5% | +3.5% |      |
| df <sub>REFO</sub> /dT               | REFO frequency temperature drift    | Measured at MCLK <sup>(1)</sup>         | 3.0 V          | 0.01  |       | %/°C |
| df <sub>REFO</sub> /dV <sub>CC</sub> | REFO frequency supply voltage drift | Measured at MCLK at 25°C <sup>(2)</sup> | 1.8 V to 3.6 V | 1     |       | %/V  |
| f <sub>DC</sub>                      | REFO duty cycle                     | Measured at MCLK                        | 1.8V to 3.6 V  | 40%   | 50%   | 60%  |
| t <sub>START</sub>                   | REFO start-up time                  | 40% to 60% duty cycle                   |                | 50    |       | μs   |

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

Table 5-7 lists the characteristics of the VLO.

**Table 5-7. Internal Very-Low-Power Low-Frequency Oscillator (VLO)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           |                                    | TEST CONDITIONS                 | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|---------------------------------|-----------------|-----|-----|-----|------|
| f <sub>VLO</sub>                    | VLO frequency                      | Measured at MCLK                | 3.0 V           |     | 10  |     | kHz  |
| df <sub>VLO</sub> /dT               | VLO frequency temperature drift    | Measured at MCLK <sup>(1)</sup> | 3.0 V           |     | 0.5 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> | VLO frequency supply voltage drift | Measured at MCLK <sup>(2)</sup> | 1.8 V to 3.6 V  |     | 4   |     | %/V  |
| f                                   | Duty cycle                         | Measured at MCLK                | 3.0 V           |     | 50% |     |      |

(1) Calculated using the box method: (MAX(−40°C to 85°C) – MIN(−40°C to 85°C)) / MIN(−40°C to 85°C) / (85°C – (−40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

#### NOTE

The VLO clock frequency is reduced by 15% (typical) when the device switches from active mode to LPM3 or LPM4, because the reference changes. This lower frequency is not a violation of the VLO specifications (see Table 5-7).

Table 5-8 lists the characteristics of the MODOSC.

**Table 5-8. Module Oscillator (MODOSC)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                             |                                       | V <sub>CC</sub> | MIN | TYP   | MAX | UNIT |
|---------------------------------------|---------------------------------------|-----------------|-----|-------|-----|------|
| f <sub>MODOSC</sub>                   | MODOSC frequency                      | 3.0 V           | 3.8 | 4.8   | 5.8 | MHz  |
| f <sub>MODOSC</sub> /dT               | MODOSC frequency temperature drift    | 3.0 V           |     | 0.102 |     | %/°C |
| f <sub>MODOSC</sub> /dV <sub>CC</sub> | MODOSC frequency supply voltage drift | 1.8 V to 3.6 V  |     | 2.29  |     | %/V  |
| f <sub>MODOSC,DC</sub>                | Duty cycle                            | 3.0 V           | 40% | 50%   | 60% |      |

## 5.12.4 Digital I/Os

Table 5-9 lists the characteristics of the digital inputs.

**Table 5-9. Digital Inputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT |
|------------------------|--|--|-----------------|------|-----|------|------|
| V <sub>IT+</sub>       | Positive-going input threshold voltage   |  | 2 V             | 0.90 |     | 1.50 | V    |
|                        |  |  | 3 V             | 1.35 |     | 2.25 |      |
| V <sub>IT−</sub>       | Negative-going input threshold voltage   |  | 2 V             | 0.50 |     | 1.10 | V    |
|                        |  |  | 3 V             | 0.75 |     | 1.65 |      |
| V <sub>hys</sub>       | Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT−</sub> )                                  |  | 2 V             | 0.3  |     | 0.8  | V    |
|                        |  |  | 3 V             | 0.4  |     | 1.2  |      |
| R <sub>Pull</sub>      | Pullup or pulldown resistor  | For pullup: V <sub>IN</sub> = V <sub>SS</sub><br>For pulldown: V <sub>IN</sub> = V <sub>CC</sub> |                 | 20   | 35  | 50   | kΩ   |
| C <sub>I,dig</sub>     | Input capacitance, digital only port pins  | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>   |                 |      | 3   |      | pF   |
| C <sub>I,ana</sub>     | Input capacitance, port pins with shared analog functions  | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>   |                 |      | 5   |      | pF   |
| I <sub>lkg(Px.y)</sub> | High-impedance leakage current <sup>(1)(2)</sup>   |  | 2 V, 3 V        | −20  |     | +20  | nA   |
| t <sub>(int)</sub>     | External interrupt timing (external trigger pulse duration to set interrupt flag) <sup>(3)</sup> | Ports with interrupt capability (see block diagram and terminal function descriptions)           | 2 V, 3 V        | 50   |     |      | ns   |

(1) The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

(3) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It may be set by trigger signals shorter than t<sub>(int)</sub>.



Table 5-10 lists the characteristics of the digital outputs.





**Table 5-10. Digital Outputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS                             | V <sub>CC</sub> | MIN | TYP | MAX  | UNIT |
|-----------------------|--|---|-----------------|-----|-----|------|------|
| V <sub>OH</sub>       | High-level output voltage (also see Figure 5-8 and Figure 5-9) | I <sub>(OHmax)</sub> = -3 mA <sup>(1)</sup> | 2.0 V           | 1.4 |     | 2.0  | V    |
|                       |  | I <sub>(OHmax)</sub> = -5 mA <sup>(1)</sup> | 3.0 V           | 2.4 |     | 3.0  |      |
| V <sub>OL</sub>       | Low-level output voltage (also see Figure 5-6 and Figure 5-7)  | I <sub>(OLmax)</sub> = 3 mA <sup>(1)</sup>  | 2.0 V           | 0.0 |     | 0.60 | V    |
|                       |  | I <sub>(OLmax)</sub> = 5 mA <sup>(1)</sup>  | 3.0 V           | 0.0 |     | 0.60 |      |
| f <sub>Port_CLK</sub> | Clock output frequency   | C <sub>L</sub> = 20 pF <sup>(2)</sup>       | 2.0 V           | 16  |     |      | MHz  |
|                       |  |   | 3.0 V           | 16  |     |      |      |
| t <sub>rise,dig</sub> | Port output rise time, digital only port pins                  | C <sub>L</sub> = 20 pF                      | 2.0 V           |     | 10  |      | ns   |
|                       |  |   | 3.0 V           |     | 7   |      |      |
| t <sub>fall,dig</sub> | Port output fall time, digital only port pins                  | C <sub>L</sub> = 20 pF                      | 2.0 V           |     | 10  |      | ns   |
|                       |  |   | 3.0 V           |     | 5   |      |      |

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The port can output frequencies at least up to the specified limit and might support higher frequencies.

**5.12.4.1 Digital I/O Typical Characteristics**



### 5.12.5 VREF+ Built-in Reference

Table 5-11 lists the characteristics of the VREF+.

**Table 5-11. VREF+ Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER          |   | TEST CONDITIONS                     | V <sub>CC</sub> | MIN   | TYP | MAX   | UNIT  |
|--------------------|---|-------------------------------------|-----------------|-------|-----|-------|-------|
| V <sub>REF+</sub>  | Positive built-in reference voltage                   | EXTREFEN = 1 with 1-mA load current | 2.0 V,<br>3.0 V | 1.158 | 1.2 | 1.242 | V     |
| T <sub>CREF+</sub> | Temperature coefficient of built-in reference voltage | EXTREFEN = 1 with 1-mA load current |                 |       | 30  |       | μV/°C |

### 5.12.6 Timer\_B

Table 5-12 lists the supported clock frequencies of Timer\_B.

**Table 5-12. Timer\_B**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |                               | TEST CONDITIONS   | V <sub>CC</sub> | MIN | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|------|
| f <sub>TB</sub>     | Timer_B input clock frequency | Internal: SMCLK or ACLK,<br>External: TBCLK,<br>duty cycle = 50% ±10% | 2.0 V, 3.0 V    |     | 16  | MHz  |
| t <sub>TB,cap</sub> | Timer_B capture timing        | All capture inputs, minimum pulse duration required for capture       | 2.0 V, 3.0 V    | 20  |     | ns   |

### 5.12.7 eUSCI

Table 5-13 lists the clock frequency characteristics of the eUSCI in UART mode.

**Table 5-13. eUSCI (UART Mode) Clock Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |   | TEST CONDITIONS  | V <sub>CC</sub> | MIN | MAX | UNIT |
|---------------------|---|--|-----------------|-----|-----|------|
| f <sub>eUSCI</sub>  | eUSCI input clock frequency                           | Internal: SMCLK or MODCLK,<br>External: UCLK,<br>duty cycle = 50% ±10% | 2.0 V, 3.0 V    |     | 16  | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency<br>(equals baud rate in Mbaud) |  | 2.0 V, 3.0 V    |     | 5   | MHz  |

Table 5-14 lists the switching characteristics of the eUSCI in UART mode.

**Table 5-14. eUSCI (UART Mode) Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |   | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|----------------|---|-----------------|-----------------|-----|-----|-----|------|
| t <sub>t</sub> | UART receive deglitch time <sup>(1)</sup> | UCGLITx = 0     | 2.0 V, 3.0 V    |     | 12  |     | ns   |
|                |   | UCGLITx = 1     |                 |     | 40  |     |      |
|                |   | UCGLITx = 2     |                 |     | 68  |     |      |
|                |   | UCGLITx = 3     |                 |     | 110 |     |      |

- (1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

Table 5-15 lists the clock frequency characteristics of the eUSCI in SPI master mode.

**Table 5-15. eUSCI (SPI Master Mode) Clock Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER          |                             | TEST CONDITIONS                                     | MIN | MAX | UNIT |
|--------------------|-----------------------------|---|-----|-----|------|
| f <sub>eUSCI</sub> | eUSCI input clock frequency | Internal: SMCLK or MODCLK,<br>duty cycle = 50% ±10% |     | 8   | MHz  |

Table 5-16 lists the switching characteristics of the eUSCI in SPI master mode.

**Table 5-16. eUSCI (SPI Master Mode) Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             |  | TEST CONDITIONS                                    | V <sub>CC</sub> | MIN | MAX | UNIT          |
|-----------------------|--|--|-----------------|-----|-----|---------------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock         | UCSTEM = 1,<br>UCMODEx = 01 or 10                  | 3.0 V           | 1   |     | UCxCLK cycles |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE inactive   | UCSTEM = 1,<br>UCMODEx = 01 or 10                  | 3.0 V           | 1   |     | UCxCLK cycles |
| t <sub>SU,MI</sub>    | SOMI input data setup time                 |  | 2.0 V           | 53  |     | ns            |
|                       |  |  | 3.0 V           | 35  |     |               |
| t <sub>HD,MI</sub>    | SOMI input data hold time                  |  | 2.0 V           | 0   |     | ns            |
|                       |  |  | 3.0 V           | 0   |     |               |
| t <sub>VALID,MO</sub> | SIMO output data valid time <sup>(2)</sup> | UCLK edge to SIMO valid,<br>C <sub>L</sub> = 20 pF | 2.0 V           |     | 20  | ns            |
|                       |  |  | 3.0 V           |     | 20  |               |
| t <sub>HD,MO</sub>    | SIMO output data hold time <sup>(3)</sup>  | C <sub>L</sub> = 20 pF                             | 2.0 V           | 0   |     | ns            |
|                       |  |  | 3.0 V           | 0   |     |               |

- (1)  $f_{UCxCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} = \max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$   
For the slave parameters  $t_{SU,SI(Slave)}$  and  $t_{VALID,SO(Slave)}$ , see the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-10 and Figure 5-11.
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-10 and Figure 5-11.




Figure 5-10. SPI Master Mode, CKPH = 0




Figure 5-11. SPI Master Mode, CKPH = 1

Table 5-17 lists the switching characteristics of the eUSCI in SPI slave mode.

**Table 5-17. eUSCI (SPI Slave Mode) Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             |   | TEST CONDITIONS                                    | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------|---|--|-----------------|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                    |  | 2.0 V           | 55  |     | ns   |
|                       |   |  | 3.0 V           | 45  |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive              |  | 2.0 V           | 20  |     | ns   |
|                       |   |  | 3.0 V           | 20  |     |      |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SOMI data out          |  | 2.0 V           |     | 65  | ns   |
|                       |   |  | 3.0 V           |     | 40  |      |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance |  | 2.0 V           |     | 50  | ns   |
|                       |   |  | 3.0 V           |     | 35  |      |
| t <sub>SU,SI</sub>    | SIMO input data setup time                            |  | 2.0 V           | 10  |     | ns   |
|                       |   |  | 3.0 V           | 8   |     |      |
| t <sub>HD,SI</sub>    | SIMO input data hold time                             |  | 2.0 V           | 12  |     | ns   |
|                       |   |  | 3.0 V           | 12  |     |      |
| t <sub>VALID,SO</sub> | SOMI output data valid time <sup>(2)</sup>            | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF | 2.0 V           |     | 68  | ns   |
|                       |   |  | 3.0 V           |     | 42  |      |
| t <sub>HD,SO</sub>    | SOMI output data hold time <sup>(3)</sup>             | C <sub>L</sub> = 20 pF                             | 2.0 V           | 5   |     | ns   |
|                       |   |  | 3.0 V           | 5   |     |      |

(1)  $f_{UCxCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$

For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , see the SPI parameters of the attached master.

- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-12](#) and [Figure 5-13](#).
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-12](#) and [Figure 5-13](#).




Figure 5-12. SPI Slave Mode, CKPH = 0




Figure 5-13. SPI Slave Mode, CKPH = 1

## 5.12.8 ADC

### NOTE

The ADC is not available on the MSP430FR2000 device.

Table 5-18 lists the input conditions of the ADC.

**Table 5-18. ADC, Power Supply and Input Range Conditions**

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP | MAX              | UNIT |
|--|--|-----------------|-----|-----|------------------|------|
| DV <sub>CC</sub> ADC supply voltage  |  |                 | 2.0 |     | 3.6              | V    |
| V <sub>(Ax)</sub> Analog input voltage range   | All ADC pins   |                 | 0   |     | DV <sub>CC</sub> | V    |
| I <sub>ADC</sub> Operating supply current into DVCC terminal, reference current not included, repeat-single-channel mode | f <sub>ADCCLK</sub> = 5 MHz, ADCON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADCDIV = 0, ADCCONSEQx = 10b                | 2 V             |     | 185 |                  | μA   |
|  |  | 3 V             |     | 207 |                  |      |
| C <sub>I</sub> Input capacitance   | Only one terminal Ax can be selected at one time from the pad to the ADC capacitor array, including wiring and pad | 2.2 V           |     | 2.5 | 3.5              | pF   |
| R <sub>I,MUX</sub> Input MUX ON resistance   | DV <sub>CC</sub> = 2 V, 0 V ≤ V <sub>Ax</sub> ≤ DV <sub>CC</sub>   |                 |     |     | 2                | kΩ   |
| R <sub>I,Misc</sub> Input miscellaneous resistance   |  |                 |     | 34  |                  | kΩ   |

Table 5-19 lists the timing parameters of the ADC.

**Table 5-19. ADC, 10-Bit Timing Parameters**

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS   | V <sub>CC</sub> | MIN  | TYP                          | MAX  | UNIT |
|--|---|-----------------|------|------------------------------|------|------|
| f <sub>ADCCLK</sub>                                  | For specified performance of ADC linearity parameters   | 2 V to 3.6 V    | 0.45 | 5                            | 5.5  | MHz  |
| f <sub>ADCOSC</sub> Internal ADC oscillator (MODOSC) | ADCDIV = 0, f <sub>ADCCLK</sub> = f <sub>ADCOSC</sub>   | 2 V to 3.6 V    | 3.8  | 4.8                          | 5.8  | MHz  |
| t <sub>CONVERT</sub> Conversion time                 | REFON = 0, Internal oscillator, 10 ADCCLK cycles, 10-bit mode, f <sub>ADCOSC</sub> = 4.5 MHz to 5.5 MHz   | 2 V to 3.6 V    | 2.18 |                              | 2.67 | μs   |
|  | External f <sub>ADCCLK</sub> from ACLK, MCLK or SMCLK, ADCSSEL ≠ 0  | 2V to 3.6V      |      | 12 × 1 / f <sub>ADCCLK</sub> |      |      |
| t <sub>ADCON</sub> Turnon settling time of the ADC   | The error in a conversion started after t <sub>ADCON</sub> is less than ±0.5 LSB. Reference and input signal are already settled.   |                 |      |                              | 100  | ns   |
| t <sub>Sample</sub> Sampling time                    | R <sub>S</sub> = 1000 Ω, R <sub>I</sub> <sup>(1)</sup> = 36000 Ω, C <sub>I</sub> = 3.5 pF, Approximately 8 Tau (t) are required for an error of less than ±0.5 LSB <sup>(2)</sup> | 2 V             | 1.5  |                              |      | μs   |
|  |   | 3 V             | 2.0  |                              |      |      |

(1) R<sub>I</sub> = R<sub>I,MUX</sub> + R<sub>I,Misc</sub>

(2) t<sub>Sample</sub> = ln(2<sup>n+1</sup>) × τ, where n = ADC resolution, τ = (R<sub>I</sub> + R<sub>S</sub>) × C<sub>I</sub>

Table 5-20 lists the linearity parameters of the ADC.

**Table 5-20. ADC, 10-Bit Linearity Parameters**

Over operating free-air temperature range (unless otherwise noted)

| PARAMETER                       |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN   | TYP  | MAX  | UNIT  |
|---------------------------------|--|---|-----------------|-------|------|------|-------|
| E <sub>I</sub>                  | Integral linearity error (10-bit mode)         | V <sub>ref+</sub> reference   | 2.4 V to 3.6 V  | -2    |      | 2    | LSB   |
|                                 | Integral linearity error (8-bit mode)          |   | 2.0 V to 3.6 V  | -2    |      | 2    |       |
| E <sub>D</sub>                  | Differential linearity error (10-bit mode)     | V <sub>ref+</sub> reference   | 2.4 V to 3.6 V  | -1    |      | 1    | LSB   |
|                                 | Differential linearity error (8-bit mode)      |   | 2.0 V to 3.6 V  | -1    |      | 1    |       |
| E <sub>O</sub>                  | Offset error (10-bit mode)                     | V <sub>ref+</sub> reference   | 2.4 V to 3.6 V  | -6.5  |      | 6.5  | mV    |
|                                 | Offset error (8-bit mode)                      |   | 2.0 V to 3.6 V  | -6.5  |      | 6.5  |       |
| E <sub>G</sub>                  | Gain error (10-bit mode)                       | V <sub>ref+</sub> as reference  | 2.4 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
|                                 |  | Internal 1.5-V reference  |                 | -3.0% |      | 3.0% |       |
|                                 | Gain error (8-bit mode)                        | V <sub>ref+</sub> as reference  | 2.0 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
|                                 |  | Internal 1.5-V reference  |                 | -3.0% |      | 3.0% |       |
| E <sub>T</sub>                  | Total unadjusted error (10-bit mode)           | V <sub>ref+</sub> as reference  | 2.4 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
|                                 |  | Internal 1.5-V reference  |                 | -3.0% |      | 3.0% |       |
|                                 | Total unadjusted error (8-bit mode)            | V <sub>ref+</sub> as reference  | 2.0 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
|                                 |  | Internal 1.5-V reference  |                 | -3.0% |      | 3.0% |       |
| V <sub>SENSOR</sub>             | See <sup>(1)</sup>                             | ADCON = 1, INCH = 0Ch,<br>T <sub>A</sub> = 0°C  | 3.0 V           |       | 913  |      | mV    |
| TC <sub>SENSOR</sub>            | See <sup>(2)</sup>                             | ADCON = 1, INCH = 0Ch   | 3.0 V           |       | 3.35 |      | mV/°C |
| t <sub>SENSOR</sub><br>(sample) | Sample time required if channel 12 is selected | ADCON = 1, INCH = 0Ch,<br>Error of conversion result<br>≤1 LSB, AM and all LPMs<br>above LPM3 | 3.0 V           |       | 30   |      | μs    |
|                                 |  | ADCON = 1, INCH = 0Ch,<br>Error of conversion result<br>≤1 LSB, LPM3                          | 3.0 V           |       | 100  |      |       |

- (1) The temperature sensor offset can vary significantly. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.
- (2) The device descriptor structure contains calibration values for 30°C and 85°C for each available reference voltage level. The sensor voltage can be computed as  $V_{SENSE} = TC_{SENSOR} \times (\text{Temperature, } ^\circ\text{C}) + V_{SENSOR}$ , where TC<sub>SENSOR</sub> and V<sub>SENSOR</sub> can be computed from the calibration values for higher accuracy.



### 5.12.9 Enhanced Comparator (eCOMP)

Table 5-21 lists the characteristics of the eCOMP.

**Table 5-21. eCOMP**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |   | TEST CONDITIONS  | V <sub>CC</sub> | MIN                      | TYP                      | MAX             | UNIT |
|------------------------|---|--|-----------------|--------------------------|--------------------------|-----------------|------|
| V <sub>CC</sub>        | Supply voltage  |  |                 | 2.0                      |                          | 3.6             | V    |
| V <sub>IC</sub>        | Common-mode input range                                       |  |                 | 0                        |                          | V <sub>CC</sub> | V    |
| V <sub>HYS</sub>       | DC input hysteresis   | CPEN = 1, CPHSEL = 00  | 2.0 V to 3.6 V  |                          | 0                        |                 | mV   |
|                        |   | CPEN = 1, CPHSEL = 01  |                 | 10                       |                          |                 |      |
|                        |   | CPEN = 1, CPHSEL = 10  |                 | 20                       |                          |                 |      |
|                        |   | CPEN = 1, CPHSEL = 11  |                 | 30                       |                          |                 |      |
| V <sub>OFFSET</sub>    | Input offset voltage  | CPEN = 1, CPMSEL = 0, CPHSEL = 00  | 2.0 V to 3.6 V  | -40                      | ±5                       | +40             | mV   |
|                        |   | CPEN = 1, CPMSEL = 1, CPHSEL = 00  |                 | ±10                      |                          |                 |      |
| I <sub>COMP</sub>      | Quiescent current draw from V <sub>CC</sub> , only comparator | V <sub>IC</sub> = V <sub>CC</sub> /2, CPEN = 1, CPMSEL = 0   | 2.0 V to 3.6 V  |                          | 22                       | 35              | µA   |
|                        |   | V <sub>IC</sub> = V <sub>CC</sub> /2, CPEN = 1, CPMSEL = 1   |                 | 1.3                      | 3.5                      |                 |      |
| I <sub>DAC</sub>       | Quiescent current draw from V <sub>CC</sub> , only DAC        | CPDACREFS = 0, CPEN = 0  | 2.0 V to 3.6 V  |                          | 0.5                      |                 | µA   |
| C <sub>IN</sub>        | Input channel capacitance <sup>(1)</sup>                      |  | 2.0 V to 3.6 V  |                          | 1                        |                 | pF   |
| R <sub>IN</sub>        | Input channel series resistance                               | On (switch closed)   | 2.0 V to 3.6 V  |                          | 10                       | 20              | kΩ   |
|                        |   | Off (switch open)  |                 | 50                       |                          | MΩ              |      |
| t <sub>PD</sub>        | Propagation delay, response time                              | CPMSEL = 0, CPFLT = 0, Overdrive = 20 mV <sup>(2)</sup>  | 2.0 V to 3.6 V  |                          |                          | 1               | µs   |
|                        |   | CPMSEL = 1, CPFLT = 0, Overdrive = 20 mV <sup>(2)</sup>  |                 | 2.4                      |                          |                 |      |
| t <sub>EN_CP</sub>     | Comparator enable time  | CPEN = 0→1, CPMSEL = 0, V+ and V- from pads, Overdrive = 20 mV <sup>(2)</sup>                        | 2.0 V to 3.6 V  |                          | 9.3                      |                 | µs   |
|                        |   | CPEN = 0→1, CPMSEL = 1, V+ and V- from pads, Overdrive = 20 mV <sup>(2)</sup>                        |                 | 12                       |                          |                 |      |
| t <sub>EN_CP_DAC</sub> | Comparator with reference DAC enable time                     | CPEN = 0→1, CPDACEN=0→1, CPMSEL = 0, CPDACREFS = 1, CPDACBUF1 = 0F, Overdrive = 20 mV <sup>(2)</sup> | 2.0 V to 3.6 V  |                          | 9.3                      |                 | µs   |
|                        |   | CPEN = 0→1, CPDACEN=0→1, CPMSEL = 1, CPDACREFS = 1, CPDACBUF1 = 0F, Overdrive = 20 mV <sup>(2)</sup> |                 | 113                      |                          |                 |      |
| t <sub>FDLY</sub>      | Propagation delay with analog filter active                   | CPMSEL = 0, CPFLTDY = 00, Overdrive = 20 mV, <sup>(2)</sup> CPFLT = 1                                | 2.0 V to 3.6 V  |                          | 0.7                      |                 | µs   |
|                        |   | CPMSEL = 0, CPFLTDY = 01, Overdrive = 20 mV, <sup>(2)</sup> CPFLT = 1                                |                 | 1.1                      |                          |                 |      |
|                        |   | CPMSEL = 0, CPFLTDY = 10, Overdrive = 20 mV, <sup>(2)</sup> CPFLT = 1                                |                 | 1.9                      |                          |                 |      |
|                        |   | CPMSEL = 0, CPFLTDY = 11, Overdrive = 20 mV, <sup>(2)</sup> CPFLT = 1                                |                 | 3.7                      |                          |                 |      |
| V <sub>CP_DAC</sub>    | Reference voltage for built-in 6-bit DAC                      | V <sub>IN</sub> = reference into 6-bit DAC, DAC uses internal REF, n = 0 to 63                       | 2.0 V to 3.6 V  |                          | V <sub>IN</sub> × n / 64 |                 | V    |
|                        |   | V <sub>IN</sub> = reference into 6-bit DAC, DAC uses V <sub>CC</sub> as REF, n = 0 to 63             |                 | V <sub>IN</sub> × n / 64 |                          |                 |      |
| INL                    | Integral nonlinearity   |  | 2.0 V to 3.6 V  | -0.5                     |                          | +0.5            | LSB  |
| DNL                    | Differential nonlinearity                                     |  | 2.0 V to 3.6 V  | -0.5                     |                          | +0.5            | LSB  |


(1) For the eCOMP C<sub>IN</sub> model, see Figure 5-14.

(2) This is measured over the input offset.

**Table 5-21. eCOMP (continued)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|---------------------|-----------------|-----------------|-----|-----|-----|------|
| Zero scale          |                 | 2.0 V to 3.6 V  |     | 0   |     | LSB  |
| I <sub>DACOFF</sub> | Leakage current | 2.0 V to 3.6 V  |     | 5   |     | nA   |



**Figure 5-14. eCOMP Input Circuit**

### 5.12.10 FRAM

Table 5-22 lists the characteristics of the FRAM.

**Table 5-22. FRAM**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                | TEST CONDITIONS            | MIN                   | TYP                                    | MAX | UNIT   |
|--------------------------|----------------------------|-----------------------|--|-----|--------|
| Read and write endurance |                            | 10 <sup>15</sup>      |  |     | cycles |
| t <sub>Retention</sub>   | Data retention duration    | T <sub>J</sub> = 25°C | 100                                    |     | years  |
|                          |                            | T <sub>J</sub> = 70°C | 40                                     |     |        |
|                          |                            | T <sub>J</sub> = 85°C | 10                                     |     |        |
| I <sub>WRITE</sub>       | Current to write into FRAM |                       | I <sub>READ</sub> <sup>(1)</sup>       |     | nA     |
| I <sub>ERASE</sub>       | Erase current              |                       | n/a <sup>(2)</sup>                     |     |        |
| t <sub>WRITE</sub>       | Write time                 |                       | t <sub>READ</sub> <sup>(3)</sup>       |     | ns     |
| I <sub>READ</sub>        | Read time, NWAITSx = 0     |                       | 1 / f <sub>SYSTEM</sub> <sup>(4)</sup> |     | ns     |
|                          | Read time, NWAITSx = 1     |                       | 2 / f <sub>SYSTEM</sub> <sup>(4)</sup> |     | ns     |

- (1) Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I<sub>READ</sub> is included in the active mode current consumption I<sub>AM, FRAM</sub>.
- (2) n/a = not applicable. FRAM does not require a special erase sequence.
- (3) Writing to FRAM is as fast as reading.
- (4) The maximum read (and write) speed is specified by f<sub>SYSTEM</sub> using the appropriate wait state settings (NWAITSx).

### 5.12.11 Emulation and Debug


Table 5-23 lists the characteristics of the Spy-Bi-Wire interface.

**Table 5-23. JTAG, Spy-Bi-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-15)

| PARAMETER                  |   | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|----------------------------|---|-----------------|-------|-----|-----|------|
| f <sub>SBW</sub>           | Spy-Bi-Wire input frequency   | 2.0 V, 3.0 V    | 0     |     | 8   | MHz  |
| t <sub>SBW,Low</sub>       | Spy-Bi-Wire low clock pulse duration  | 2.0 V, 3.0 V    | 0.028 |     | 15  | µs   |
| t <sub>SU,SBWTDIO</sub>    | SBWTDIO setup time (before falling edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire ) | 2.0 V, 3.0 V    | 4     |     |     | ns   |
| t <sub>HD,SBWTDIO</sub>    | SBWTDIO hold time (after rising edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire )    | 2.0 V, 3.0 V    | 19    |     |     | ns   |
| t <sub>Valid,SBWTDIO</sub> | SBWTDIO data valid time (after falling edge of SBWTCK in TDO slot Spy-Bi-Wire )     | 2.0 V, 3.0 V    |       |     | 31  | ns   |
| t <sub>SBW, En</sub>       | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge)<br>(1)        | 2.0 V, 3.0 V    |       |     | 110 | µs   |
| t <sub>SBW, Ret</sub>      | Spy-Bi-Wire return to normal operation time <sup>(2)</sup>                          | 2.0 V, 3.0 V    | 15    |     | 100 | µs   |

- (1) Tools that access the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) Maximum t<sub>SBW,Rst</sub> time after pulling or releasing the TEST/SBWTCK pin low, the Spy-Bi-Wire pins revert from their Spy-Bi-Wire function to their application function. This time applies only if the Spy-Bi-Wire mode was selected.



**Figure 5-15. JTAG Spy-Bi-Wire Timing**


Table 5-24 lists the characteristics of the 4-wire JTAG interface.

**Table 5-24. JTAG, 4-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16)

| PARAMETER                |   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|--------------------------|---|-----------------|-----|-----|-----|------|
| f <sub>TCK</sub>         | TCK input frequency <sup>(1)</sup>                                  | 2.0 V, 3.0 V    | 0   |     | 10  | MHz  |
| t <sub>TCK,Low</sub>     | TCK low clock pulse duration  | 2.0 V, 3.0 V    | 15  |     |     | ns   |
| t <sub>TCK,high</sub>    | TCK high clock pulse duration                                       | 2.0 V, 3.0 V    | 15  |     |     | ns   |
| t <sub>SU,TMS</sub>      | TMS setup time (before rising edge of TCK)                          | 2.0 V, 3.0 V    | 11  |     |     | ns   |
| t <sub>HD,TMS</sub>      | TMS hold time (after rising edge of TCK)                            | 2.0 V, 3.0 V    | 3   |     |     | ns   |
| t <sub>SU,TDI</sub>      | TDI setup time (before rising edge of TCK)                          | 2.0 V, 3.0 V    | 13  |     |     | ns   |
| t <sub>HD,TDI</sub>      | TDI hold time (after rising edge of TCK)                            | 2.0 V, 3.0 V    | 5   |     |     | ns   |
| t <sub>z-Valid,TDO</sub> | TDO high impedance to valid output time (after falling edge of TCK) | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>Valid,TDO</sub>   | TDO to new valid output time (after falling edge of TCK)            | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>Valid-Z,TDO</sub> | TDO valid to high-impedance output time (after falling edge of TCK) | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>JTAG,Ret</sub>    | JTAG return to normal operation time                                |                 | 15  |     | 100 | μs   |
| R <sub>internal</sub>    | Internal pulldown resistance on TEST                                | 2.0 V, 3.0 V    | 20  | 35  | 50  | kΩ   |

(1) Tools that access the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.



**Figure 5-16. JTAG 4-Wire Timing**

## 6 Detailed Description

### 6.1 Overview

The Texas Instruments MSP430FR211x family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals. The architecture, combined with five low-power modes, is optimized to achieve extended battery life (for example, in portable measurement applications). The devices feature a powerful 16-bit RISC CPU, 16-bit register, and constant generators that contribute to maximum code efficiency.

The MSP430FR211x devices are microcontroller configurations with one Timer\_B, eCOMP with built-in 6-bit DAC as an internal reference voltage, a high-performance 10-bit ADC, an eUSCI that supports UART and SPI, an RTC module with alarm capabilities, and up to 12 I/O pins.

### 6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register (SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses. Peripherals can be managed with all instructions.

### 6.3 Operating Modes

The MSP430 has one active mode and several software selectable low-power modes of operation (see [Table 6-1](#)). An interrupt event can wake up the device from low-power mode LPM0, LPM3 or LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

---

#### NOTE

XT1CLK and VLOCLK can be active during LPM4 if requested by low-frequency peripherals.

---

**Table 6-1. Operating Modes**

| MODE                           |                              | AM              | LPM0            | LPM3               | LPM4                        | LPM3.5             | LPM4.5               |
|--------------------------------|------------------------------|-----------------|-----------------|--------------------|-----------------------------|--------------------|----------------------|
|                                |                              | ACTIVE MODE     | CPU OFF         | STANDBY            | OFF                         | ONLY RTC COUNTER   | SHUTDOWN             |
| Maximum system clock           |                              | 16 MHz          | 16 MHz          | 40 kHz             | 0                           | 40 kHz             | 0                    |
| Power consumption at 25°C, 3 V |                              | 120 $\mu$ A/MHz | 40 $\mu$ A/MHz  | 1.5 $\mu$ A        | 0.42 $\mu$ A<br>without SVS | 0.66 $\mu$ A       | 34 nA<br>without SVS |
| Wake-up time                   |                              | N/A             | instant         | 10 $\mu$ s         | 10 $\mu$ s                  | 150 $\mu$ s        | 150 $\mu$ s          |
| Wake-up events                 |                              | N/A             | All             | All                | I/O                         | RTC Counter<br>I/O | I/O                  |
| Power                          | Regulator                    | Full Regulation | Full Regulation | Partial Power Down | Partial Power Down          | Partial Power Down | Power Down           |
|                                | SVS                          | On              | On              | Optional           | Optional                    | Optional           | Optional             |
|                                | Brownout                     | On              | On              | On                 | On                          | On                 | On                   |
| Clock <sup>(1)</sup>           | MCLK                         | Active          | Off             | Off                | Off                         | Off                | Off                  |
|                                | SMCLK                        | Optional        | Optional        | Off                | Off                         | Off                | Off                  |
|                                | FLL                          | Optional        | Optional        | Off                | Off                         | Off                | Off                  |
|                                | DCO                          | Optional        | Optional        | Off                | Off                         | Off                | Off                  |
|                                | MODCLK                       | Optional        | Optional        | Off                | Off                         | Off                | Off                  |
|                                | REFO                         | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | ACLK                         | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | XT1LFCLK                     | Optional        | Optional        | Optional           | Off                         | Optional           | Off                  |
| Core                           | VLOCLK                       | Optional        | Optional        | Optional           | Off                         | Optional           | Off                  |
|                                | CPU                          | On              | Off             | Off                | Off                         | Off                | Off                  |
|                                | FRAM                         | On              | On              | Off                | Off                         | Off                | Off                  |
|                                | RAM                          | On              | On              | On                 | On                          | Off                | Off                  |
| Peripherals                    | Backup Memory <sup>(2)</sup> | On              | On              | On                 | On                          | On                 | Off                  |
|                                | Timer_B3                     | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | WDT                          | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | eUSCI_A                      | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | CRC                          | Optional        | Optional        | Off                | Off                         | Off                | Off                  |
|                                | ADC <sup>(3)</sup>           | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |
|                                | eCOMP                        | Optional        | Optional        | Optional           | Optional                    | Off                | Off                  |
| RTC Counter                    | Optional                     | Optional        | Optional        | Off                | Optional                    | Off                |                      |
| I/O                            | General Digital Input/Output | On              | Optional        | State Held         | State Held                  | State Held         | State Held           |
|                                | Capacitive Touch I/O         | Optional        | Optional        | Optional           | Off                         | Off                | Off                  |

(1) The status shown for LPM4 applies to internal clocks only.

(2) Backup memory contains 32 bytes of register space in the peripheral memory. See [Table 6-18](#) and [Table 6-31](#) for its memory allocation.

(3) The ADC is not available on the MSP430FR2000 device.

## 6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. [Table 6-2](#) summarizes the interrupts sources, flags, and vectors.

**Table 6-2. Interrupt Sources, Flags, and Vectors**

| INTERRUPT SOURCE  | INTERRUPT FLAG  | SYSTEM INTERRUPT | WORD ADDRESS   | PRIORITY    |
|---|---|------------------|----------------|-------------|
| <b>System Reset</b><br>Power up, brownout, supply supervisor<br>External reset RST<br>Watchdog time-out, key violation<br>FRAM uncorrectable bit error detection<br>Software POR, BOR<br>FLL unlock error | SVSHIFG<br>PMMRSTIFG<br>WDTIFG<br>PMMPORIFG, PMMBORIFG<br>SYSRSTIV<br>FLLULPUC                | Reset            | FFFEh          | 63, Highest |
| <b>System NMI</b><br>Vacant memory access<br>JTAG mailbox<br>FRAM access time error<br>FRAM bit error detection   | VMAIFG<br>JMBINIFG, JMBOUTIFG<br>CBDIFG, UBDIFG   | (Non)maskable    | FFFCh          | 62          |
| <b>User NMI</b><br>External NMI<br>Oscillator fault   | NMIIFG<br>OFIFG   | (Non)maskable    | FFFAh          | 61          |
| Timer0_B3   | TB0CCR0 CCIFG0  | Maskable         | FFF8h          | 60          |
| Timer0_B3   | TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV)  | Maskable         | FFF6h          | 59          |
| RTC counter   | RTCIFG  | Maskable         | FFF4h          | 58          |
| Watchdog timer interval mode  | WDTIFG  | Maskable         | FFF2h          | 57          |
| eUSCI_A0 receive or transmit  | UCTXCPITFG, UCSTTIFG,<br>UCRXIFG, UCTXIFG (UART mode)<br>UCRXIFG, UCTXIFG (SPI mode) (UCA0IV) | Maskable         | FFF0h          | 56          |
| ADC   | ADCIFG0, ADCINIFG,<br>ADCLOIFG, ADCHIIFG,<br>ADCTOVIFG, ADCOVIFG (ADCIV)                      | Maskable         | FFEEh          | 55          |
| P1  | P1IFG.0 to P1IFG.3 (P1IV)   | Maskable         | FFECCh         | 54          |
| P2  | P2IFG.0, P2IFG.1, P2IFG.6 and P2IFG.7 (P2IV)  | Maskable         | FFEAh          | 53          |
| eCOMP0  | CPIIFG, CPIFG (CPIV)  | Maskable         | FFE8h          | 52          |
| Reserved  | Reserved  | Maskable         | FFE6h to FF88h |             |
| Signatures  | BSL Signature 2   |                  | 0FF86h         |             |
|   | BSL Signature 1   |                  | 0FF84h         |             |
|   | JTAG Signature 2  |                  | 0FF82h         |             |
|   | JTAG Signature 1  |                  | 0FF80h         |             |

## 6.5 Memory Organization

Table 6-3 summarizes the memory map of the MSP430FR211x and MSP430FR210x devices.

**Table 6-3. Memory Organization**

| MEMORY TYPE  | ACCESS  | MSP430FR2111                               | MSP430FR2110                            | MSP430FR2100                            | MSP430FR2000                              |
|--|---|--|---|---|---|
| Memory (FRAM)<br>Main: interrupt vectors and signatures<br>Main: code memory | Read/write<br>(optional write protect) <sup>(1)</sup> | 3.75KB<br>FFFFh to FF80h<br>FFFFh to F100h | 2KB<br>FFFFh to FF80h<br>FFFFh to F800h | 1KB<br>FFFFh to FF80h<br>FFFFh to FC00h | 0.5KB<br>FFFFh to FF80h<br>FFFFh to FE00h |
| RAM  | Read/write  | 1KB<br>23FFh to 2000h                      | 1KB<br>23FFh to 2000h                   | 512 bytes<br>21FFh to 2000h             | 512 bytes<br>21FFh to 2000h               |
| Bootloader (BSL) memory (ROM)<br>(TI internal use)                           | Read only   | 1KB<br>13FFh to 1000h                      | 1KB<br>13FFh to 1000h                   | 1KB<br>13FFh to 1000h                   | 1KB<br>13FFh to 1000h                     |
| Peripherals  | Read/write  | 4KB<br>0FFFh to 0000h                      | 4KB<br>0FFFh to 0000h                   | 4KB<br>0FFFh to 0000h                   | 4KB<br>0FFFh to 0000h                     |

(1) The Program FRAM can be write protected by setting the PFWP bit in the SYSCFG0 register. See the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#) for more details.

## 6.6 Bootloader (BSL)

The BSL lets users program the FRAM or RAM using a UART interface. Access to the device memory through the BSL is protected by an user-defined password. Table 6-4 lists the BSL pin requirements. BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  and TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see the [MSP430 FRAM Device Bootloader \(BSL\) User's Guide](#).

**Table 6-4. UART BSL Pin Requirements and Functions**

| DEVICE SIGNAL                                     | BSL FUNCTION          |
|---|-----------------------|
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | Entry sequence signal |
| TEST/SBWTCK                                       | Entry sequence signal |
| P1.7  | Data transmit         |
| P1.6  | Data receive          |
| DVCC  | Power supply          |
| DVSS  | Ground supply         |

## 6.7 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface, which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/Os. The TEST/SBWTCK pin is used to enable the JTAG signals. The  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  pin is also required to interface with MSP430 development tools and device programmers. Table 6-5 lists the JTAG pin requirements. For details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#).

**Table 6-5. JTAG Pin Requirements and Function**

| DEVICE SIGNAL                                     | DIRECTION | JTAG FUNCTION               |
|---|-----------|-----------------------------|
| P1.4/UCA0STE/TCK/A4                               | IN        | JTAG clock input            |
| P1.5/UCA0CLK/TMS/A5                               | IN        | JTAG state control          |
| P1.6/UCA0RXD/UCA0SOMI/TB0.1/TDI/TCLK/A6           | IN        | JTAG data input, TCLK input |
| P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/A7/VREF+          | OUT       | JTAG data output            |
| TEST/SBWTCK                                       | IN        | Enable JTAG pins            |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN        | External reset              |
| DVCC  | –         | Power supply                |
| DVSS  | –         | Ground supply               |



## 6.8 Spy-Bi-Wire Interface (SBW)

The MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. [Table 6-6](#) lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#).

**Table 6-6. Spy-Bi-Wire Pin Requirements and Functions**

| DEVICE SIGNAL  | DIRECTION | SBW FUNCTION                      |
|----------------|-----------|-----------------------------------|
| TEST/SBWTCK    | IN        | Spy-Bi-Wire clock input           |
| RST/NMI/SBWDIO | IN, OUT   | Spy-Bi-Wire data input and output |
| VCC            |           | Power supply                      |
| VSS            |           | Ground supply                     |

## 6.9 FRAM

The FRAM can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

## 6.10 Memory Protection

The device features memory protection of user access authority and write protection include:

- Securing the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing JTAG and BSL signatures using the JTAG port, SBW, the BSL, or in-system by the CPU.
- Write protection enabled to prevent unwanted write operation to FRAM contents by setting the control bits with accordingly password in System Configuration register 0. For more detailed information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

## 6.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be handled by using all instructions in the memory map. For complete module description, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

### 6.11.1 Power-Management Module (PMM) and On-Chip Reference Voltages

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR) is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary supply.

The device contains two on-chip references: 1.5 V for internal reference and 1.2 V for external reference.

The 1.5-V reference is internally connected to ADC channel 13. DVCC is internally connected to ADC channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily represent as [Equation 1](#) by using the ADC sampling the 1.5-V reference without any external components support.

$$DVCC = (1023 \times 1.5 \text{ V}) / 1.5\text{-V Reference ADC result} \quad (1)$$

The 1.5-V reference is also internally connected to the comparator built-in DAC as reference voltage. DVCC is internally connected to another source of the DAC reference, and both are controlled by the CPDACREFS bit. For more detailed information, see the Comparator chapter of the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

A 1.2-V reference voltage can be buffered and output to P1.7/TDO/A7/VREF+, when EXTREFEN = 1 in the PMMCTL2 register. ADC channel 7 can also be selected to monitor this voltage. For more detailed information, see the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

---

**NOTE**

The ADC is not available on the MSP430FR2000 device.

---

### 6.11.2 Clock System (CS) and Clock Distribution

The clock system includes a 32-kHz low-frequency oscillator (XT1), an internal very-low-power low-frequency oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled oscillator (DCO) that may use frequency-locked loop (FLL) locking with an internal or external 32-kHz reference clock, and on-chip asynchronous high-speed clock (MODOSC). The clock system is designed to target cost-effective designs with minimal external components. A fail-safe mechanism is designed for XT1. The clock system module offers the following clock signals.

- Main Clock (MCLK): the system clock used by the CPU and all relevant peripherals accessed by the bus. All clock sources except MODOSC can be selected as the source with a predivider of 1, 2, 4, 8, 16, 32, 64, or 128.
- Sub-Main Clock (SMCLK): the subsystem clock used by the peripheral modules. SMCLK derives from the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
- Auxiliary Clock (ACLK): this clock is derived from the external XT1 clock or internal REFO clock up to 40 kHz.

All peripherals may have one or several clock sources depending on specific functionality. [Table 6-7](#) and [Table 6-8](#) summarize the clock distribution used in this device.

**Table 6-7. Clock Distribution**

|                    | CLOCK SOURCE SELECT BITS | MCLK         | SMCLK              | ACLK               | MODCLK | VLOCLK | EXTERNAL PIN      |
|--------------------|--------------------------|--------------|--------------------|--------------------|--------|--------|-------------------|
| Frequency Range    |                          | DC to 16 MHz | DC to 16 MHz       | DC to 40 kHz       | 4 MHz  | 10 kHz |                   |
| CPU                | N/A                      | Default      |                    |                    |        |        |                   |
| FRAM               | N/A                      | Default      |                    |                    |        |        |                   |
| RAM                | N/A                      | Default      |                    |                    |        |        |                   |
| CRC                | N/A                      | Default      |                    |                    |        |        |                   |
| I/O                | N/A                      | Default      |                    |                    |        |        |                   |
| TB0                | TBSSEL                   |              | 10b                | 01b                |        |        | 00b (TB0CLK pin)  |
| eUSCI_A0           | UCSSEL                   |              | 10b or 11b         | 01b                |        |        | 00b (UCA0CLK pin) |
| WDT                | WDTSEL                   |              | 00b                | 01b                |        | 10b    |                   |
| ADC <sup>(1)</sup> | ADCSEL                   |              | 10b or 11b         | 01b                | 00b    |        |                   |
| RTC                | RTCSS                    |              | 01b <sup>(2)</sup> | 01b <sup>(2)</sup> |        | 11b    |                   |

(1) The ADC is not available on the MSP430FR2000 device.

(2) Controlled by the RTCCKSEL bit in the SYSCFG2 register.

**Table 6-8. XTCLK Distribution**

| OPERATION MODE | CLOCK SOURCE SELECT BITS | XTLFCLK                     |
|----------------|--------------------------|-----------------------------|
|                |                          | AM TO LPM3.5 (DC to 40 kHz) |
| MCLK           | SEMS                     | 10b                         |
| SMCLK          | SEMS                     | 10b                         |
| REFO           | SELREF                   | 0b                          |
| ACLK           | SELA                     | 0b                          |
| RTC            | RTCSS                    | 10b                         |

### 6.11.3 General-Purpose Input/Output Port (I/O)

Up to 12 I/O ports are implemented.

- P1 has 8 bits implemented, and P2 has 4 bits implemented.
- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible to P1 and P2.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt, LPM4, LPM3.5 and LPM4.5 wake-up input capability is available for P1.0 to P1.3, P2.0, P2.1, P2.6, and P2.7.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive Touch I/O functionality is supported on all pins.

#### NOTE

##### Configuration of digital I/Os after BOR reset

To prevent any cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the *Configuration After Reset* section in the Digital I/O chapter of the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

### 6.11.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as interval timer and can generate interrupts at selected time intervals.

**Table 6-9. WDT Clocks**

| WDTSEL | NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE) |
|--------|---|
| 00     | SMCLK   |
| 01     | ACLK  |
| 10     | VLOCLK  |
| 11     | Reserved  |

### 6.11.5 System Module (SYS)

The SYS module handles many of the system functions within the device. These system functions include power-on reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors). SYS also includes a data exchange mechanism through SBW called a JTAG mailbox that can be used in the application. [Table 6-10](#) lists the SYS module interrupt vector registers.

**Table 6-10. System Module Interrupt Vector Registers**

| INTERRUPT VECTOR REGISTER                | ADDRESS    | INTERRUPT EVENT                        | VALUE      | PRIORITY             |
|--|------------|--|------------|----------------------|
| SYSRSTIV, System Reset                   | 015Eh      | No interrupt pending                   | 00h        |                      |
|  |            | Brownout (BOR)                         | 02h        | Highest              |
|  |            | RSTIFGRST/NMI (BOR)                    | 04h        |                      |
|  |            | PMMSWBOR software BOR (BOR)            | 06h        |                      |
|  |            | LPMx.5 wakeup (BOR)                    | 08h        |                      |
|  |            | Security violation (BOR)               | 0Ah        |                      |
|  |            | Reserved                               | 0Ch        |                      |
|  |            | SVSHIFG SVSH event (BOR)               | 0Eh        |                      |
|  |            | Reserved                               | 10h        |                      |
|  |            | Reserved                               | 12h        |                      |
|  |            | PMMSWPOR software POR (POR)            | 14h        |                      |
|  |            | WDTIFG watchdog time-out (PUC)         | 16h        |                      |
|  |            | WDTPW password violation (PUC)         | 18h        |                      |
|  |            | FRCTLPW password violation (PUC)       | 1Ah        |                      |
|  |            | Uncorrectable FRAM bit error detection | 1Ch        |                      |
|  |            | Peripheral area fetch (PUC)            | 1Eh        |                      |
|  |            | PMMPW PMM password violation (PUC)     | 20h        |                      |
|  |            | Reserved                               | 22h        |                      |
|  |            | FLL unlock (PUC)                       | 24h        |                      |
| Reserved                                 | 26h to 3Eh | Lowest                                 |            |                      |
| SYSSNIV, System NMI                      | 015Ch      | No interrupt pending                   | 00h        |                      |
|  |            | SVS low-power reset entry              | 02h        | Highest              |
|  |            | Uncorrectable FRAM bit error detection | 04h        |                      |
|  |            | Reserved                               | 06h        |                      |
|  |            | Reserved                               | 08h        |                      |
|  |            | Reserved                               | 0Ah        |                      |
|  |            | Reserved                               | 0Ch        |                      |
|  |            | Reserved                               | 0Eh        |                      |
|  |            | Reserved                               | 10h        |                      |
|  |            | VMAIFG Vacant memory access            | 12h        |                      |
|  |            | JMBINIFG JTAG mailbox input            | 14h        |                      |
|  |            | JMBOUTIFG JTAG mailbox output          | 16h        |                      |
|  |            | Correctable FRAM bit error detection   | 18h        |                      |
|  |            | Reserved                               | 1Ah to 1Eh | Lowest               |
|  |            | SYSUNIV, User NMI                      | 015Ah      | No interrupt pending |
| NMIIFG NMI pin or SVS <sub>H</sub> event | 02h        |  |            | Highest              |
| OFIFG oscillator fault                   | 04h        |  |            |                      |
| Reserved                                 | 06h to 1Eh |  |            | Lowest               |

### 6.11.6 Cyclic Redundancy Check (CRC)

The 16-bit CRC module produces a signature based on a sequence of data values and can be used for data checking purposes. The CRC generation polynomial is compliant with CRC-16-CCITT standard of  $x^{16} + x^{12} + x^5 + 1$ .

### 6.11.7 Enhanced Universal Serial Communication Interface (eUSCI\_A0)

The eUSCI modules are used for serial data communications. The eUSCI\_A module supports either UART or SPI communications. Additionally, eUSCI\_A supports automatic baud-rate detection and IrDA.

**Table 6-11. eUSCI Pin Configurations**

| eUSCI_A0 | PIN (USCIARMP = 0)  | UART | SPI  |
|----------|---------------------|------|------|
|          | P1.7                | TXD  | SIMO |
|          | P1.6                | RXD  | SOMI |
|          | P1.5                |      | SCLK |
|          | P1.4                |      | STE  |
|          | PIN (USCIARMP = 1)  | UART | SPI  |
|          | P1.3 <sup>(1)</sup> | TXD  | SIMO |
|          | P1.2 <sup>(1)</sup> | RXD  | SOMI |
|          | P1.1 <sup>(1)</sup> |      | SCLK |
|          | P1.0 <sup>(1)</sup> |      | STE  |

(1) This is the remapped functionality controlled by the USCIARMP bit in the SYSCFG3 register. Only one selected port is valid at the same time.

### 6.11.8 Timers (Timer0\_B3)

The Timer0\_B3 module is 16-bit timer and counter with three capture/compare registers. The timer can support multiple captures or compares, PWM outputs, and interval timing (see [Table 6-12](#)). Timer0\_B3 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. The CCR0 register on Timer0\_B3 is not externally connected and can be used only for hardware period timing and interrupt generation. In Up Mode, it can be used to set the overflow value of the counter.

**Table 6-12. Timer0\_B3 Signal Connections**

| PORT PIN  | DEVICE INPUT SIGNAL                  | MODULE INPUT NAME                    | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |                               |
|---|--------------------------------------|--------------------------------------|--------------|----------------------|----------------------|-------------------------------|
| P2.7  | TB0CLK                               | TBCLK                                | Timer        | N/A                  |                      |                               |
|   | ACLK (internal)                      | ACLK                                 |              |                      |                      |                               |
|   | SMCLK (internal)                     | SMCLK                                |              |                      |                      |                               |
|   | From Capacitive Touch I/O (internal) | INCLK                                |              |                      |                      |                               |
|   | From RTC (internal)                  | CCI0A                                | CCR0         | TB0                  |                      |                               |
|   | ACLK (internal)                      | CCI0B                                |              |                      |                      |                               |
|   | DVSS                                 | GND                                  |              |                      |                      |                               |
|   | DVCC                                 | VCC                                  |              |                      |                      |                               |
| P1.6 (TBRMP = 0)<br>P2.0 (TBRMP = 1) <sup>(1)</sup> | TB0.1                                | CCI1A                                | CCR1         | TB1                  | TB0.1                |                               |
|   |                                      | From eCOMP (internal)                |              |                      | CCI1B                | To ADC trigger <sup>(2)</sup> |
|   |                                      | DVSS                                 |              |                      | GND                  |                               |
|   |                                      | DVCC                                 |              |                      | VCC                  |                               |
| P1.7 (TBRMP = 0)<br>P2.1 (TBRMP = 1) <sup>(1)</sup> | TB0.2                                | CCI2A                                | CCR2         | TB2                  | TB0.2                |                               |
|   |                                      | From Capacitive Touch I/O (internal) |              |                      | CCI2B                |                               |
|   |                                      | DVSS                                 |              |                      | GND                  |                               |
|   |                                      | DVCC                                 |              |                      | VCC                  |                               |

(1) This is the remapped functionality controlled by the TBRMP bit in the SYSCFG3 register. Only one selected port is valid at the same time when TB0 acts as capture input functionality. TB0 PWM outputs regardless of the setting on this remap bit.

(2) The ADC is not available on the MSP430FR2000 device.

The interconnection of Timer0\_B3 can be used to modulate the eUSCI\_A pin of UCA0TXD/UCA0SIMO in either ASK or part of FSK mode, with which a user can easily acquire a modulated infrared command for directly driving an external IR diode. The IR functions are fully controlled by SYSCFG1 including IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSSEL (data select), and IRDATA (data) bits. For more information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

The Timer\_B module can put all Timer\_B outputs into a high-impedance state when the selected source is triggered. The source can be selected from external pin or internal of the device, which is controlled by TB0TRG in SYS. For more information, see the SYS chapter in the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#).

Table 6-13 summarizes the selection of the Timer\_B high-impedance trigger.

**Table 6-13. TBxOUTH**

| TB0TRGSEL     | TB0OUTH TRIGGER SOURCE SELECTION | Timer_B PAD OUTPUT HIGH IMPEDANCE     |
|---------------|----------------------------------|---------------------------------------|
| TB0TRGSEL = 0 | eCOMP0 output (internal)         | P1.6, P1.7, P2.0, P2.1 <sup>(1)</sup> |
| TB0TRGSEL= 1  | P1.2                             |                                       |

(1) When TB0 is set to PWM output function, both port groups can receive the output, and the output is controlled by only the PxSEL.y bits.

### 6.11.9 Backup Memory (BAKMEM)

The BAKMEM supports data retention functionality during LPM3.5 mode. This device provides up to 32 bytes that are retained during LPM3.5.

### 6.11.10 Real-Time Clock (RTC) Counter

The RTC counter is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, LPM4, and LPM3.5. This module may periodically wake up the CPU from LPM0, LPM3, LPM4, or LPM3.5 based on timing from a low-power clock source such as XT1, ACLK, or VLO. In AM, RTC can be driven by SMCLK to generate high-frequency timing events and interrupts. ACLK and SMCLK both can source to the RTC; however, only one of them can be selected at any given time. The RTC overflow events trigger:

- Timer0\_B3 CCR0A
- ADC conversion trigger when ADCSHSx bits are set as 01b

### 6.11.11 10-Bit Analog-to-Digital Converter (ADC)

The 10-bit ADC module supports fast 10-bit analog-to-digital conversions with single-ended input. The module implements a 10-bit SAR core, sample select control, reference generator, and a conversion result buffer. A window comparator with lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

---

**NOTE**

The ADC is not available on the MSP430FR2000 device.

---

The ADC supports 10 external inputs and 4 internal inputs (see [Table 6-14](#)).

**Table 6-14. ADC Channel Connections**

| ADCINCHx | ADC CHANNELS               | EXTERNAL PIN OUT |
|----------|----------------------------|------------------|
| 0        | A0/Veref+                  | P1.0             |
| 1        | A1/                        | P1.1             |
| 2        | A2/Veref-                  | P1.2             |
| 3        | A3                         | P1.3             |
| 4        | A4                         | P1.4             |
| 5        | A5                         | P1.5             |
| 6        | A6                         | P1.6             |
| 7        | A7 <sup>(1)</sup>          | P1.7             |
| 8        | Not used                   | N/A              |
| 9        | Not used                   | N/A              |
| 10       | Not used                   | N/A              |
| 11       | Not used                   | N/A              |
| 12       | On-chip temperature sensor | N/A              |
| 13       | Reference voltage (1.5 V)  | N/A              |
| 14       | DVSS                       | N/A              |
| 15       | DVCC                       | N/A              |

(1) When A7 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM control register. The 1.2-V voltage can be directly measured by A7 channel.

The conversion can be started by software or a hardware trigger. [Table 6-15](#) lists the trigger sources that are available.

**Table 6-15. ADC Trigger Signal Connections**

| ADC SHSx |         | TRIGGER SOURCE               |
|----------|---------|------------------------------|
| BINARY   | DECIMAL |                              |
| 00       | 0       | ADCSC bit (software trigger) |
| 01       | 1       | RTC event                    |
| 10       | 2       | TB0.1B                       |
| 11       | 3       | eCOMP0 COUT                  |



### 6.11.12 eCOMP0

The enhanced comparator is an analog voltage comparator with built-in 6-bit DAC as an internal voltage reference. The integrated 6-bit DAC can be set up to 64 steps for comparator reference voltage. This module has 4-level programmable hysteresis and a configurable power mode: high-power or low-power mode.

The eCOMP0 supports external inputs and internal inputs (see [Table 6-16](#)) and outputs (see [Table 6-17](#))

**Table 6-16. eCOMP0 Input Channel Connections**

| CPPSEL, CPNSEL | eCOMP0 CHANNELS | EXTERNAL OR INTERNAL CONNECTION |
|----------------|-----------------|---------------------------------|
| BINARY         |                 |                                 |
| 000            | C0              | P1.0                            |
| 001            | C1              | P1.1                            |
| 010            | C2              | P1.2                            |
| 011            | C3              | P1.3                            |
| 100            | C4              | Not used                        |
| 101            | C5              | Not used                        |
| 110            | C6              | Built-in 6-bit DAC              |

**Table 6-17. eCOMP0 Output Channel Connections**

| eCOMP0 Out | EXTERNAL PIN OUT, MODULE    |
|------------|-----------------------------|
| 1          | P2.0                        |
| 2          | TB0.1B ; TB0 (TB0OUTH); ADC |

### 6.11.13 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The EEM on these devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers that can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

### 6.11.14 Peripheral File Map

Table 6-18 lists the base address and the memory size of the registers for each peripheral.

**Table 6-18. Peripherals Summary**

| MODULE NAME                           | BASE ADDRESS | SIZE  |
|---------------------------------------|--------------|-------|
| Special Functions (see Table 6-19)    | 0100h        | 0010h |
| PMM (see Table 6-20)                  | 0120h        | 0020h |
| SYS (see Table 6-21)                  | 0140h        | 0040h |
| CS (see Table 6-22)                   | 0180h        | 0020h |
| FRAM (see Table 6-23)                 | 01A0h        | 0010h |
| CRC (see Table 6-24)                  | 01C0h        | 0008h |
| WDT (see Table 6-25)                  | 01CCh        | 0002h |
| Port P1, P2 (see Table 6-26)          | 0200h        | 0020h |
| Capacitive Touch I/O (see Table 6-27) | 02E0h        | 0010h |
| RTC (see Table 6-28)                  | 0300h        | 0010h |
| Timer0_B3 (see Table 6-29)            | 0380h        | 0030h |
| eUSCI_A0 (see Table 6-30)             | 0500h        | 0020h |
| Backup Memory (see Table 6-31)        | 0660h        | 0020h |
| ADC <sup>(1)</sup> (see Table 6-32)   | 0700h        | 0040h |
| eCOMP0 (see Table 6-33)               | 08E0h        | 0020h |

(1) The ADC is not available on the MSP430FR2000 device.

**Table 6-19. Special Function Registers (Base Address: 0100h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

**Table 6-20. PMM Registers (Base Address: 0120h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM control 0        | PMMCTL0  | 00h    |
| PMM control 1        | PMMCTL1  | 02h    |
| PMM control 2        | PMMCTL2  | 04h    |
| PMM interrupt flags  | PMMIFG   | 0Ah    |
| PM5 control 0        | PM5CTL0  | 10h    |

**Table 6-21. SYS Registers (Base Address: 0140h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| System control                | YSCTL    | 00h    |
| Bootloader configuration area | YSBSLC   | 02h    |
| JTAG mailbox control          | YSJMBC   | 06h    |
| JTAG mailbox input 0          | YSJMBO0  | 08h    |
| JTAG mailbox input 1          | YSJMBO1  | 0Ah    |
| JTAG mailbox output 0         | YSJMBO0  | 0Ch    |
| JTAG mailbox output 1         | YSJMBO1  | 0Eh    |
| User NMI vector generator     | YSUNIV   | 1Ah    |
| System NMI vector generator   | YSSNIV   | 1Ch    |
| Reset vector generator        | YSRSTIV  | 1Eh    |
| System configuration 0        | YSCFG0   | 20h    |
| System configuration 1        | YSCFG1   | 22h    |
| System configuration 2        | YSCFG2   | 24h    |
| System configuration 3        | YSCFG3   | 26h    |

**Table 6-22. CS Registers (Base Address: 0180h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0         | CSCTL0   | 00h    |
| CS control 1         | CSCTL1   | 02h    |
| CS control 2         | CSCTL2   | 04h    |
| CS control 3         | CSCTL3   | 06h    |
| CS control 4         | CSCTL4   | 08h    |
| CS control 5         | CSCTL5   | 0Ah    |
| CS control 6         | CSCTL6   | 0Ch    |
| CS control 7         | CSCTL7   | 0Eh    |
| CS control 8         | CSCTL8   | 10h    |

**Table 6-23. FRAM Registers (Base Address: 01A0h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| FRAM control 0       | FRCTL0   | 00h    |
| General control 0    | GCCTL0   | 04h    |
| General control 1    | GCCTL1   | 06h    |

**Table 6-24. CRC Registers (Base Address: 01C0h)**

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input                | CRC16DI   | 00h    |
| CRC data input reverse byte   | CRCDIRB   | 02h    |
| CRC initialization and result | CRCINIRES | 04h    |
| CRC result reverse byte       | CRCRESR   | 06h    |

**Table 6-25. WDT Registers (Base Address: 01CCh)**

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

**Table 6-26. Port P1, P2 Registers (Base Address: 0200h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 input                 | P1IN     | 00h    |
| Port P1 output                | P1OUT    | 02h    |
| Port P1 direction             | P1DIR    | 04h    |
| Port P1 pulling enable        | P1REN    | 06h    |
| Port P1 selection 0           | P1SEL0   | 0Ah    |
| Port P1 selection 1           | P1SEL1   | 0Ch    |
| Port P1 interrupt vector word | P1IV     | 0Eh    |
| Port P1 complement selection  | P1SELC   | 16h    |
| Port P1 interrupt edge select | P1IES    | 18h    |
| Port P1 interrupt enable      | P1IE     | 1Ah    |
| Port P1 interrupt flag        | P1IFG    | 1Ch    |
| Port P2 input                 | P2IN     | 01h    |
| Port P2 output                | P2OUT    | 03h    |
| Port P2 direction             | P2DIR    | 05h    |
| Port P2 pulling enable        | P2REN    | 07h    |
| Port P2 selection 0           | P2SEL0   | 0Bh    |
| Port P2 selection 1           | P2SEL1   | 0Dh    |
| Port P2 complement selection  | P2SELC   | 17h    |
| Port P2 interrupt vector word | P2IV     | 1Eh    |
| Port P2 interrupt edge select | P2IES    | 19h    |
| Port P2 interrupt enable      | P2IE     | 1Bh    |
| Port P2 interrupt flag        | P2IFG    | 1Dh    |

**Table 6-27. Capacitive Touch I/O Registers (Base Address: 02E0h)**

| REGISTER DESCRIPTION           | REGISTER  | OFFSET |
|--------------------------------|-----------|--------|
| Capacitive Touch I/O 0 control | CAPIO0CTL | 0Eh    |

**Table 6-28. RTC Registers (Base Address: 0300h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| RTC control          | RTCCTL   | 00h    |
| RTC interrupt vector | RTCIV    | 04h    |
| RTC modulo           | RTCMOD   | 08h    |
| RTC counter          | RTCCNT   | 0Ch    |

**Table 6-29. Timer0\_B3 Registers (Base Address: 0380h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control               | TB0CTL   | 00h    |
| Capture/compare control 0 | TB0CCTL0 | 02h    |
| Capture/compare control 1 | TB0CCTL1 | 04h    |
| Capture/compare control 2 | TB0CCTL2 | 06h    |
| TB0 counter               | TB0R     | 10h    |
| Capture/compare 0         | TB0CCR0  | 12h    |
| Capture/compare 1         | TB0CCR1  | 14h    |
| Capture/compare 2         | TB0CCR2  | 16h    |
| TB0 expansion 0           | TB0EX0   | 20h    |
| TB0 interrupt vector      | TB0IV    | 2Eh    |

**Table 6-30. eUSCI\_A0 Registers (Base Address: 0500h)**

| REGISTER DESCRIPTION          | REGISTER    | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0   | 00h    |
| eUSCI_A control word 1        | UCA0CTLW1   | 02h    |
| eUSCI_A control rate 0        | UCA0BR0     | 06h    |
| eUSCI_A control rate 1        | UCA0BR1     | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW   | 08h    |
| eUSCI_A status                | UCA0STAT    | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF   | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF   | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL   | 10h    |
| eUSCI_A IrDA transmit control | IUCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | IUCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE      | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG     | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV      | 1Eh    |

**Table 6-31. Backup Memory Registers (Base Address: 0660h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Backup memory 0      | BAKMEM0  | 00h    |
| Backup memory 1      | BAKMEM1  | 02h    |
| Backup memory 2      | BAKMEM2  | 04h    |
| Backup memory 3      | BAKMEM3  | 06h    |
| Backup memory 4      | BAKMEM4  | 08h    |
| Backup memory 5      | BAKMEM5  | 0Ah    |
| Backup memory 6      | BAKMEM6  | 0Ch    |
| Backup memory 7      | BAKMEM7  | 0Eh    |
| Backup memory 8      | BAKMEM8  | 10h    |
| Backup memory 9      | BAKMEM9  | 12h    |
| Backup memory 10     | BAKMEM10 | 14h    |
| Backup memory 11     | BAKMEM11 | 16h    |
| Backup memory 12     | BAKMEM12 | 18h    |
| Backup memory 13     | BAKMEM13 | 1Ah    |
| Backup memory 14     | BAKMEM14 | 1Ch    |
| Backup memory 15     | BAKMEM15 | 1Eh    |

**Table 6-32. ADC Registers (Base Address: 0700h)**

| REGISTER DESCRIPTION                 | REGISTER | OFFSET |
|--------------------------------------|----------|--------|
| ADC control 0                        | ADCCTL0  | 00h    |
| ADC control 1                        | ADCCTL1  | 02h    |
| ADC control 2                        | ADCCTL2  | 04h    |
| ADC window comparator low threshold  | ADCLO    | 06h    |
| ADC window comparator high threshold | ADCHI    | 08h    |
| ADC memory control 0                 | ADCMCTL0 | 0Ah    |
| ADC conversion memory                | ADCMEM0  | 12h    |
| ADC interrupt enable                 | ADCIE    | 1Ah    |
| ADC interrupt flags                  | ADCIFG   | 1Ch    |
| ADC interrupt vector word            | ADCIV    | 1Eh    |


**Table 6-33. eCOMP0 Registers (Base Address: 08E0h)**

| REGISTER DESCRIPTION            | REGISTER  | OFFSET |
|---------------------------------|-----------|--------|
| Comparator control 0            | CPCTL0    | 00h    |
| Comparator control 1            | CPCTL1    | 02h    |
| Comparator interrupt            | CPINT     | 06h    |
| Comparator interrupt vector     | CPIV      | 08h    |
| Comparator built-in DAC control | CPDACCTL  | 10h    |
| Comparator built-in DAC data    | CPDACDATA | 12h    |

### 6.11.15 Input/Output Diagrams

#### 6.11.15.1 Port P1 Input/Output With Schmitt Trigger

Figure 6-1 shows the port diagram. Table 6-34 summarizes the selection of the pin functions.



NOTE: Functional representation only.

NOTE: The ADC (signals A0 to A7, Verif+, and Verif-) is not available on the MSP430FR2000 device.

Figure 6-1. Port P1 Input/Output With Schmitt Trigger

Table 6-34. Port P1 Pin Functions

| PIN NAME (P1.x)                                   | x | FUNCTION                     | CONTROL BITS AND SIGNALS <sup>(1)</sup> |        |          |
|---|---|------------------------------|---|--------|----------|
|   |   |                              | P1DIR.x                                 | P1SELx | JTAG     |
| P1.0/UCA0STE/SMCLK/<br>C0/A0/Veref+               | 0 | P1.0 (I/O)                   | I: 0; O: 1                              | 00     | N/A      |
|   |   | UCA0STE                      | X                                       | 01     | N/A      |
|   |   | SMCLK                        | 1                                       | 10     | N/A      |
|   |   | VSS                          | 0                                       |        |          |
|   |   | C0, A0/Veref+ <sup>(2)</sup> | X                                       | 11     | N/A      |
| P1.1/UCA0CLK/ACLK/<br>C1/A1                       | 1 | P1.1 (I/O)                   | I: 0; O: 1                              | 0      | N/A      |
|   |   | UCA0CLK                      | X                                       | 01     | N/A      |
|   |   | ACLK                         | 1                                       | 10     | N/A      |
|   |   | VSS                          | 0                                       |        |          |
|   |   | C1, A1 <sup>(2)</sup>        | X                                       | 11     | N/A      |
| P1.2/UCA0RXD/<br>UCA0SOMI/TB0TRG/<br>C2/A2/Veref- | 2 | P1.2 (I/O)                   | I: 0; O: 1                              | 00     | N/A      |
|   |   | UCA0RXD/UCA0SOMI             | X                                       | 01     | N/A      |
|   |   | TB0TRG                       | 0                                       | 10     | N/A      |
|   |   | C2, A2/Veref- <sup>(2)</sup> | X                                       | 11     | N/A      |
| P1.3/UCA0TXD/<br>UCA0SIMO/C3/A3                   | 3 | P1.3 (I/O)                   | I: 0; O: 1                              | 00     | N/A      |
|   |   | UCA0TXD/UCA0SIMO             | X                                       | 01     | N/A      |
|   |   | C3, A3 <sup>(2)</sup>        | X                                       | 11     | N/A      |
| P1.4/UCA0STE/TCK/A4                               | 4 | P1.4 (I/O)                   | I: 0; O: 1                              | 00     | Disabled |
|   |   | UCA0STE                      | X                                       | 01     | N/A      |
|   |   | A4 <sup>(2)</sup>            | X                                       | 11     | Disabled |
|   |   | JTAG TCK                     | X                                       | X      | TCK      |
| P1.5/UCA0CLK/TMS/A5                               | 5 | P1.5 (I/O)                   | I: 0; O: 1                              | 00     | Disabled |
|   |   | UCA0CLK                      | X                                       | 01     | N/A      |
|   |   | A5 <sup>(2)</sup>            | X                                       | 11     | Disabled |
|   |   | JTAG TMS                     | X                                       | X      | TMS      |
| P1.6/UCA0RXD/<br>UCA0SOMI/TB0.1/<br>TDI/TCLK/A6   | 6 | P1.6 (I/O)                   | I: 0; O: 1                              | 00     | Disabled |
|   |   | UCA0RXD/UCA0SOMI             | X                                       | 01     | N/A      |
|   |   | TB0.CCI1A                    | 0                                       | 10     | N/A      |
|   |   | TB0.1                        | 1                                       |        |          |
|   |   | A6 <sup>(2)</sup>            | X                                       | 11     | Disabled |
|   |   | JTAG TDI/TCLK                | X                                       | X      | TDI/TCLK |
| P1.7/UCA0TXD/<br>UCA0SIMO/TB0.2/<br>TDO/A7/VREF+  | 7 | P1.7 (I/O)                   | I: 0; O: 1                              | 00     | Disabled |
|   |   | UCA0TXD/UCA0SIMO             | X                                       | 01     | N/A      |
|   |   | TB0.CCI2A                    | 0                                       | 10     | N/A      |
|   |   | TB0.2                        | 1                                       |        |          |
|   |   | A7 <sup>(2)</sup> , VREF+    | X                                       | 11     | Disabled |
|   |   | JTAG TDO                     | X                                       | X      | TDO      |


(1) X = don't care

(2) The ADC is not available on the MSP430FR2000 device.



### 6.11.15.2 Port P2 Input/Output With Schmitt Trigger

Figure 6-2 shows the port diagram. Table 6-35 summarizes the selection of the pin functions.



NOTE: Functional representation only.

Figure 6-2. Port P2 Input/Output With Schmitt Trigger

**Table 6-35. Port P2 Pin Functions**

| PIN NAME (P2.x) | x | FUNCTION    | CONTROL BITS AND SIGNALS <sup>(1)</sup> |        |
|-----------------|---|-------------|---|--------|
|                 |   |             | P2DIR.x                                 | P2SELx |
| P2.0/TB0.1/COUT | 0 | P2.0 (I/O)  | I: 0; O: 1                              | 00     |
|                 |   | TB0.CCI1A   | 0                                       | 01     |
|                 |   | TB0.1       | 1                                       |        |
|                 |   | COUT        | 1                                       | 10     |
| P2.1/TB0.2      | 1 | P2.1 (I/O)0 | I: 0; O: 1                              | 00     |
|                 |   | TB0.CCI2A   | 0                                       | 01     |
|                 |   | TB0.2       | 1                                       |        |
| P2.6/MCLK/XOUT  | 6 | P2.6 (I/O)  | I: 0; O: 1                              | 00     |
|                 |   | MCLK        | 1                                       | 01     |
|                 |   | VSS         | 0                                       |        |
|                 |   | XOUT        | X                                       | 10     |
| P2.7/TB0CLK/XIN | 7 | P2.7 (I/O)  | I: 0; O: 1                              | 00     |
|                 |   | TB0CLK      | 0                                       | 01     |
|                 |   | VSS         | 1                                       |        |
|                 |   | XIN         | X                                       | 10     |

(1) X = don't care

## 6.12 Device Descriptors (TLV)

Table 6-36 lists the Device IDs of the MSP430FR211x MCUs. Table 6-37 lists the contents of the device descriptor tag-length-value (TLV) structure for MSP430FR211x MCUs.

**Table 6-36. Device IDs**

| DEVICE       | DEVICE ID |       |
|--------------|-----------|-------|
|              | 1A04h     | 1A05h |
| MSP430FR2111 | FA        | 82    |
| MSP430FR2110 | FB        | 82    |
| MSP430FR2100 | 20        | 83    |
| MSP430FR2000 | 21        | 83    |

**Table 6-37. Device Descriptors**

|                                      | DESCRIPTION                          | MSP430FR211x |                |
|--------------------------------------|--------------------------------------|--------------|----------------|
|                                      |                                      | ADDRESS      | VALUE          |
| Info Block                           | Info length                          | 1A00h        | 06h            |
|                                      | CRC length                           | 1A01h        | 06h            |
|                                      | CRC value <sup>(1)</sup>             | 1A02h        | Per unit       |
|                                      |                                      | 1A03h        | Per unit       |
|                                      | Device ID                            | 1A04h        | See Table 6-36 |
|                                      |                                      | 1A05h        |                |
|                                      | Hardware revision                    | 1A06h        | Per unit       |
| Firmware revision                    | 1A07h                                | Per unit     |                |
| Die Record                           | Die record tag                       | 1A08h        | 08h            |
|                                      | Die record length                    | 1A09h        | 0Ah            |
|                                      | Lot wafer ID                         | 1A0Ah        | Per unit       |
|                                      |                                      | 1A0Bh        | Per unit       |
|                                      |                                      | 1A0Ch        | Per unit       |
|                                      |                                      | 1A0Dh        | Per unit       |
|                                      | Die X position                       | 1A0Eh        | Per unit       |
|                                      |                                      | 1A0Fh        | Per unit       |
|                                      | Die Y position                       | 1A10h        | Per unit       |
|                                      |                                      | 1A11h        | Per unit       |
| Test result                          | 1A12h                                | Per unit     |                |
|                                      | 1A13h                                | Per unit     |                |
| ADC Calibration <sup>(2)</sup>       | ADC calibration tag                  | 1A14h        | Per unit       |
|                                      | ADC calibration length               | 1A15h        | Per unit       |
|                                      | ADC gain factor                      | 1A16h        | Per unit       |
|                                      |                                      | 1A17h        | Per unit       |
|                                      | ADC offset                           | 1A18h        | Per unit       |
|                                      |                                      | 1A19h        | Per unit       |
|                                      | ADC 1.5-V reference temperature 30°C | 1A1Ah        | Per unit       |
|                                      |                                      | 1A1Bh        | Per unit       |
| ADC 1.5-V reference temperature 85°C | 1A1Ch                                | Per unit     |                |
|                                      | 1A1Dh                                | Per unit     |                |

(1) The CRC value includes the checksum from 0x1A04h to 0x1A77h, calculated by applying the CRC-CCITT-16 polynomial of  $X^{16} + X^{12} + X^5 + 1$

(2) The ADC is not available on the MSP430FR2000 device.

**Table 6-37. Device Descriptors (continued)**

|                               | DESCRIPTION  | MSP430FR211x |          |
|-------------------------------|--|--------------|----------|
|                               |  | ADDRESS      | VALUE    |
| Reference and DCO Calibration | Calibration tag  | 1A1Eh        | 12h      |
|                               | Calibration length   | 1A1Fh        | 04h      |
|                               | 1.5-V reference factor                                       | 1A20h        | Per unit |
|                               |  | 1A21h        | Per unit |
|                               | DCO tap settings for 16 MHz, temperature 30°C <sup>(3)</sup> | 1A22h        | Per unit |
|                               |  | 1A23h        | Per unit |

(3) This value can be directly loaded into the DCO bits in the CSCTL0 register to get accurate 16-MHz frequency at room temperature, especially when the MCU exits from LPM3 and below. TI suggests using a predivider to decrease the frequency if the temperature drift might result an overshoot >16 MHz.

## 6.13 Identification

### 6.13.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to the errata sheets for the devices in this data sheet, see [§ 8.4](#).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in [Section 6.12](#).

### 6.13.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to the errata sheets for the devices in this data sheet, see [§ 8.4](#).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in [Section 6.12](#).

### 6.13.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in [MSP430 Programming With the JTAG Interface](#).

## 7 Applications, Implementation, and Layout

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability for components for their purposes. Customers should validate and test their implementation to confirm system functionality.

### 7.1 Device Connection and Layout Fundamentals

This section describes the recommended guidelines when designing with the MSP430 MCU. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

#### 7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 10- $\mu$ F capacitor and a 100-nF low-ESR ceramic decoupling capacitor to the DVCC pin. Higher-value capacitors may be used but can affect supply rail ramp-up time. Place decoupling capacitors as close as possible to the pins that they decouple (within a few millimeters).




Figure 7-1. Power Supply Decoupling

#### 7.1.2 External Oscillator

Depending on the device variant (see [Table 3-1](#)), the device supports only a low-frequency crystal (32 kHz) on the LFXT pins. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS mode is selected. In this case, the associated LFXOUT pins can be used for other purposes. If the LFXOUT pins are left unused, they must be terminated according to [Section 4.5](#).

[Figure 7-2](#) shows a typical connection diagram. See [MSP430 32-kHz Crystal Oscillators](#) for information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.





Figure 7-2. Typical Crystal Connection

### 7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. Figure 7-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply  $V_{CC}$  to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a  $V_{CC}$ -sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The  $V_{CC}$ -sense feature senses the local  $V_{CC}$  present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 7-3 and Figure 7-4 show a jumper block that supports both scenarios of supplying  $V_{CC}$  to the target board. If this flexibility is not required, the desired  $V_{CC}$  connections may be hardwired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.


For additional design information regarding the JTAG interface, see the [MSP430 Hardware Tools User's Guide](#).



Copyright © 2016, Texas Instruments Incorporated

- If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- The upper limit for C1 is 1.1 nF when using current TI tools.

**Figure 7-3. Signal Connections for 4-Wire JTAG Communication**



Copyright © 2016, Texas Instruments Incorporated

- Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- The device  $\overline{\text{RST/NMI/SBWTIO}}$  pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 1.1 nF when using current TI tools.

**Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)**

### 7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the  $\overline{\text{RST/NMI}}$  pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the  $\overline{\text{RST/NMI}}$  pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The  $\overline{\text{RST/NMI}}$  pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the  $\overline{\text{RST/NMI}}$  pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-kΩ pullup resistor to the  $\overline{\text{RST/NMI}}$  pin with a 10-nF pulldown capacitor. The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the [MSP430FR4xx and MSP430FR2xx Family User's Guide](#) for more information on the referenced control registers and bits.

### 7.1.5 Unused Pins

For details on the connection of unused pins, see [Section 4.5](#).

## 7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See [MSP430 32-kHz Crystal Oscillators](#) for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit and ADC signals.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See [MSP430 System-Level ESD Considerations](#) for guidelines.

## 7.1.7 Do's and Don'ts

During power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in [Absolute Maximum Ratings](#). Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

## 7.2 Peripheral- and Interface-Specific Design Information


### 7.2.1 ADC Peripheral

#### NOTE

The ADC is not available on the MSP430FR2000 device.

#### 7.2.1.1 Partial Schematic

Figure 7-5 shows the recommended decoupling circuit with either an internal or an external voltage reference.



**Figure 7-5. ADC Grounding and Noise Considerations**

#### 7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in [Section 7.1.1](#) combined with the connections shown in [Section 7.2.1.1](#) prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.



Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as described in the sections *ADC Pin Enable* and *1.2-V Reference Settings* of the *MSP430FR4xx and MSP430FR2xx Family User's Guide*.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10- $\mu$ F capacitor buffers the reference pin and filters low-frequency ripple. A 100-nF bypass capacitor filters out high-frequency noise.

### 7.2.1.3 Layout Guidelines

Components that are shown in the partial schematic (see Figure 7-5) should be placed as close as possible to the respective device pins to avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

## 7.3 Typical Applications

Table 7-1 lists reference designs that reflect the use of the MSP430FR211x family of devices in different real-world application scenarios. Consult these designs for additional guidance regarding schematic, layout, and software implementation. For the most up-to-date list of available reference designs, see the device-specific product folders listed in 节 8.5 or visit [TI reference designs](#).

**Table 7-1. Reference Designs**

| DESIGN NAME  | LINK  |
|--|---|
| Thermostat Implementation With MSP430FR4xx                           | <a href="#">TIDM-FRAM-THERMOSTAT</a>          |
| Water Meter Implementation With MSP430FR4xx                          | <a href="#">TIDM-FRAM-WATERMETER</a>          |
| Remote Controller of Air Conditioner Using Low-Power Microcontroller | <a href="#">TIDM-REMOTE-CONTROLLER-FOR-AC</a> |

## 8 器件和文档支持

### 8.1 使用入门

有关 MSP430™ 系列器件以及开发协助工具和库的更多信息，请访问 [MSP430 超低功耗传感和测量 MCU 概述](#)。

### 8.2 器件命名规则

为了标示产品开发周期所处的阶段，TI 为所有 MSP MCU 器件的部件号分配了前缀。每个 MSP MCU 商用系列产品成员都具有以下两个前缀之一：MSP 或 XMS。这些前缀代表了产品开发的发展阶段，即从工程原型 (XMS) 直到完全合格的生产器件 (MSP)。

**XMS** - 实验器件，不一定代表最终器件的电气规格

**MSP** - 完全合格的生产器件

XMS 器件在供货时附带如下免责声明：

“开发中的产品用于内部评估用途。”

MSP 器件的特性已经全部明确，并且器件的质量和可靠性已经完全论证。TI 的标准保修证书对该器件适用。

预测显示原型器件 (XMS) 的故障率大于标准生产器件。由于这些器件的预计最终使用故障率尚不确定，德州仪器 (TI) 建议不要将它们用于任何生产系统。请仅使用合格的生产器件。

TI 器件的命名规则还包括一个带有器件系列名称的后缀。此后缀表示温度范围、封装类型和配送形式。图 8-1 提供了解读完整器件名称的图例。




图 8-1. 器件命名规则

### 8.3 工具和软件

所有 MSP 微控制器均受多种软件和硬件开发工具的支持。相关工具由 TI 以及多家第三方供应商提供。可从 [低功耗 MCU 开发套件和软件](#) 获取全部信息。

表 8-1 列 调 试 的 调 试 功 能。请 参 阅 《[适用于 MSP430 MCU 的 Code Composer Studio IDE 用户指南](#)》，以了解有关可用 功能）的详细信息。

表 8-1. 硬件调试 特性

| MSP430 架构 | 四线制 JTAG | 两线制 JTAG | 断点 (N) | 范围断点 | 时钟控制 | 状态序列发生器 | 跟踪缓冲器 | LPMx.5 调试支持 | EEM 版本 |
|-----------|----------|----------|--------|------|------|---------|-------|-------------|--------|
| MSP430xv2 | 有        | 有        | 3      | 有    | 是    | 否       | 否     | 否           | S      |

#### 设计套件和评估模块

##### [适用于 MSP430FR23x/21x MCU 的 20 引脚目标插座开发板](#)

MSP-TS430PW20 是一款独立的 ZIF 插座目标板，用于通过 JTAG 接口或 Spy Bi-Wire（双线制 JTAG）协议对 MSP430 MCU 系统进行编程和调试。该开发板支持采用 20 引脚或 16 引脚的 TSSOP 封装（TI 封装代码：PW）的所有 MSP430FR2000、MSP430FR21x 和 MSP430FR23x FRAM MCU。

##### [MSP430FR2311 LaunchPad 开发套件](#)

MSP-EXP430FR2311 LaunchPad 开发套件是一款适用于 MSP430FR2000、MSP430FR21x 和 MSP430FR23x MCU 系列的微控制器开发板。此套件包含对平台进行评估所需要的所有资源，包括用于编程、调试和能量测量的板载仿真。板载按钮和 LED 允许集成简单的用户交互。

##### [MSP430FR4133 LaunchPad 开发套件](#)

MSP-EXP430FR4133 LaunchPad 开发套件是一款适用于 MSP430FR2xx 和 MSP430FR4xx MCU 系列的微控制器开发板。此套件包含对 MSP430FR2xx 和 MSP430FR4xx FRAM 平台进行评估所需要的所有资源，包括用于编程、调试和能量测量的板载仿真。板载按钮和 LED 允许集成简单的用户交互，而且 BoosterPack™ 插件模块的 20 引脚接头允许使用 BoosterPack 模块进行快速的用户实验。

##### [MSP-FET 和 MSP-TS430PW20 FRAM 微控制器开发套件包](#)

MSP-FET430U20 开发套件包将两种调试工具相结合，支持 MSP430FR2000、MSP430FR21xx 和 MSP430FR23xx MCU 的 20 引脚 PW 封装（例如 MSP430FR2311PW20）。所包括的工具是 MSP-TS430PW20 和 MSP-FET。

#### 软件

##### [MSP430Ware™ 软件](#)

MSP430Ware 软件集合了所有 MSP430 器件的代码示例、产品说明书以及其他设计资源，打包提供给用户。除了提供已有 MSP430 设计资源的完整集合外，MSP430Ware 软件还包含名为 MSP 驱动程序库的高级 API。借助该库可以轻松地对 MSP430 硬件进行编程。MSP430Ware 软件以 CCS 组件或独立软件包两种形式提供。

##### [MSP430FR21xx 代码示例](#)

根据不同应用需求配置各集成外设的每个 MSP 器件均具备相应的 C 代码示例。

## MSP 驱动程序库

MSP 驱动程序库的抽象 API 提供易用的函数调用，无需直接操纵 MSP430 硬件的位与字节。完整的文档通过具有帮助意义的 API 指南交付，其中包括有关每个函数调用和经过验证的参数的详细信息。开发人员可使用驱动程序库函数以尽可能低的费用编写全部项目。

## ULP（超低功耗）Advisor

ULP Advisor™ 软件是一款辅助工具，旨在指导开发人员编写更为高效的代码，从而充分利用 MSP430 和 MSP432 微控制器 独特 功能。ULP Advisor 的目标人群是微控制器的资深开发者和开发新手，可以根据详尽的 ULP 检验表检查代码，以便最大限度地减少应用程序的能耗。在编译时，ULP Advisor 会提供通知和备注以突出显示代码中可以进一步优化的区域，进而实现更低功耗。

## IEC60730 软件包

IEC60730 MSP430 软件包经过专门开发，用于协助客户达到 IEC 60730-1:2010（家用及类似用途的自动化电气控制 - 第 1 部分：一般要求）B 类产品的要求。其中涵盖家用电器、电弧检测器、电源转换器、电动工具、电动自行车及其他诸多产品。IEC60730 MSP430 软件包可以嵌入在 MSP430 MCU 中 运行的客户应用，从而帮助客户简化其消费类器件在功能安全方面遵循 IEC 60730-1:2010 B 类规范的认证工作。

## 适用于 MSP 的定点数学库

MSP IQmath 和 Qmath 库是为 C 语言开发者提供的一套经过高度优化的高精度数学运算函数集合，能够将浮点算法无缝嵌入 MSP430 和 MSP432 器件的定点代码中。这些例程通常用于计算密集型实时 应用，而优化的执行速度、高精度以及超低能耗通常是影响这些实时应用的关键因素。与使用浮点数学算法编写的同等代码相比，使用 IQmath 和 Qmath 库可以大幅提高执行速度并显著降低能耗。

## 适用于 MSP430 的浮点数学库

TI 在低功耗和低成本微控制器领域锐意创新，为您提供 MSPMATHLIB。此标量函数的浮点数学库，能够充分利用器件的智能外设，使速度最高达到标准 MSP430 数学函数的 26 倍。Mathlib 能够轻松集成到您的设计中。该运算库免费使用并集成在 Code Composer Studio IDE 和 IAR Embedded Workbench IDE 中。

## 开发工具

### 适用于 MSP 微控制器的 Code Composer Studio™ 集成开发环境

Code Composer Studio (CCS) 集成开发环境 (IDE) 支持所有 MSP 微控制器器件。CCS 包含一整套用于开发和调试嵌入式 应用的工具。它包含了优化的 C/C++ 编译器、源代码编辑器、项目构建环境、调试器、描述器以及其他多种 功能。

### MSP EnergyTrace™ 技术

适用于 MSP430 微控制器的 EnergyTrace 技术是基于电能的代码分析工具，适用于测量和显示应用的电能系统配置并帮助优化应用以实现超低功耗。

### 命令行编程器

MSP Flasher 是一款基于 shell 的开源接口，可使用 JTAG 或 Spy-Bi-Wire (SBW) 通信通过 FET 编程器或 eZ430 对 MSP 微控制器进行编程。MSP Flasher 可用于将二进制文件（.txt 或 .hex 文件）直接下载到 MSP 微控制器，而无需使用 IDE。

## MSP MCU 编程器和调试器

MSP-FET 是一款强大的仿真开发工具（通常称为调试探针），可帮助用户在 MSP 低功耗微控制器 (MCU) 中快速开发应用。创建 MCU 软件通常需要将生成的二进制程序下载到 MSP 器件中，从而进行验证和调试。

## MSP-GANG 生产编程器

MSP Gang 编程器是一款 MSP430 或 MSP432 器件编程器，可同时对多达八个完全相同的 MSP430 或 MSP432 闪存或 FRAM 器件进行编程。MSP Gang 编程器可使用标准的 RS-232 或 USB 连接与主机 PC 相连并提供灵活的编程选项，允许用户完全自定义流程。

## 8.4 文档支持

以下文档介绍了 MSP430FR211x 微控制器。[www.ti.com.cn](http://www.ti.com.cn) 网站上提供了这些文档的副本。

### 接收文档更新通知

要接收文档更新通知（包括芯片勘误表），请转至 [ti.com.cn](http://ti.com.cn) 上您的器件对应的产品文件夹（请参见节 8.5 获取产品文件夹链接）。请单击右上角的“通知我”按钮。点击注册后，即可收到产品信息更改每周摘要（如有）。有关更改的详细信息，请查阅已修订文档的修订历史记录。

### 勘误

#### 《MSP430FR2111 器件勘误表》

说明了功能规格的已知例外情况。

#### 《MSP430FR2110 器件勘误表》

说明了功能规格的已知例外情况。

#### 《MSP430FR2100 器件勘误表》

说明了功能规格的已知例外情况。

#### 《MSP430FR2000 器件勘误表》

说明了功能规格的已知例外情况。

### 用户指南

#### 《MSP430FR4xx 和 MSP430FR2xx 系列用户指南》

详细介绍了该器件系列提供的模块和外设。

#### 《MSP430 FRAM 器件引导加载程序 (BSL) 用户指南》

MSP430 MCU 上的引导加载程序 (BSL) 允许用户在原型设计、投产和维护等各阶段与 MSP430 MCU 中的嵌入式存储器进行通信。可编程存储器 (FRAM) 和数据存储器 (RAM) 均可按要求予以修改。

#### 《通过 JTAG 接口对 MSP430 进行编程》

此文档介绍了使用 JTAG 通信端口擦除、编程和验证基于 MSP430 闪存和 FRAM 的微控制器系列的存储器模块所需的功能。此外，该文档还介绍了如何编程所有 MSP430 器件上均具备的 JTAG 访问安全保险丝。此文档介绍了使用标准四线制 JTAG 接口和两线制 JTAG 接口（也称为 Spy-Bi-Wire (SBW)）的器件访问。

#### 《MSP430 硬件工具用户指南》

此手册介绍了 TI MSP-FET430 闪存仿真工具 (FET) 的硬件。FET 是针对 MSP430 超低功耗微控制器的程序开发工具。

## 应用报告

### MSP430 FRAM 技术 – 操作方法和最佳实践

FRAM 采用非易失性存储器技术，行为与 SRAM 类似，支持大量新应用，还改变了固件的设计方式。该应用程序报告从嵌入式软件开发方面概述了 FRAM 技术在 MSP430 中的使用方法和最佳实践。其中介绍了如何按照应用程序特定的代码、常量、数据空间要求实施存储器布局以及如何使用 FRAM 优化应用程序的能耗。

### MSP430FR4xx 和 MSP430FR2xx 系列的 VLO 校准

MSP430FR4xx 和 MSP430FR2xx (FR4xx/FR2xx) 系列微控制器 (MCU) 提供了各种时钟源，包括一些高速、高精度时钟以及一些低功耗、低系统成本时钟。用户可以选择以最佳方式权衡了性能、功耗和系统成本的时钟。片上超低频振荡器 (VLO) 是 FR4xx/FR2xx 系列 MCU 中包含的频率为 10kHz (典型值) 的时钟源。VLO 具有超低的功耗，因而广泛适用于各种应用。

#### 《MSP430 32kHz 晶体振荡器》

选择合适的晶体、正确的负载电路和适当的电路板布局是实现稳定的晶体振荡器的关键。该应用报告总结了晶体振荡器的功能，介绍了用于选择合适的晶体以实现 MSP430 超低功耗运行的参数。此外，还给出了正确电路板布局的提示和示例。此外，为了确保振荡器在大规模生产后能够稳定运行，还可能需要进行一些振荡器测试，该文档中提供了有关这些测试的详细信息。

#### 《MSP430 系统级 ESD 注意事项》

随着芯片技术向更低电压方向发展以及设计具有成本效益的超低功耗组件的需求的出现，系统级 ESD 要求变得越来越苛刻。该应用报告介绍了不同的 ESD 主题，旨在帮助电路板设计人员和 OEM 理解并设计出稳健耐用的系统级设计。

## 8.5 相关链接

表 8-2 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 8-2. 相关链接

| 器件           | 产品文件夹                 | 立即订购                  | 技术文档                  | 工具和软件                 | 支持和社区                 |
|--------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| MSP430FR2111 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR2110 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR2100 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR2000 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |

## 8.6 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参见 TI 的《使用条款》。

### [TI E2E™ 社区](#)

TI 的工程师交流 (E2E) 社区。此社区的创建目的是为了促进工程师之间协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以提问、共享知识、拓展思路，在同领域工程师的帮助下解决问题。

### [TI 嵌入式处理器维基网页](#)

德州仪器 (TI) 嵌入式处理器维基网页。此网站的建立是为了帮助开发人员熟悉德州仪器 (TI) 的嵌入式处理器，并且也为了促进与这些器件相关的硬件和软件的总体知识的创新和增长。

## 8.7 商标

MSP430, LaunchPad, MSP430Ware, Code Composer Studio, E2E, 《MSP430, BoosterPack, ULP Advisor, 适用于 MSP 微控制器的 Code Composer Studio, EnergyTrace are trademarks of Texas Instruments.

## 8.8 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.9 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430FR2000IPW16  | ACTIVE        | TSSOP        | PW              | 16   | 90          | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2000                  | <a href="#">Samples</a> |
| MSP430FR2000IPW16R | ACTIVE        | TSSOP        | PW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2000                  | <a href="#">Samples</a> |
| MSP430FR2000IRLLR  | ACTIVE        | VQFN         | RLL             | 24   | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | FR2000                  | <a href="#">Samples</a> |
| MSP430FR2000IRLLT  | ACTIVE        | VQFN         | RLL             | 24   | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | FR2000                  | <a href="#">Samples</a> |
| MSP430FR2100IPW16  | ACTIVE        | TSSOP        | PW              | 16   | 90          | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2100                  | <a href="#">Samples</a> |
| MSP430FR2100IPW16R | ACTIVE        | TSSOP        | PW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2100                  | <a href="#">Samples</a> |
| MSP430FR2100IRLLR  | ACTIVE        | VQFN         | RLL             | 24   | 3000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | FR2100                  | <a href="#">Samples</a> |
| MSP430FR2100IRLLT  | ACTIVE        | VQFN         | RLL             | 24   | 250         | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | FR2100                  | <a href="#">Samples</a> |
| MSP430FR2110IPW16  | ACTIVE        | TSSOP        | PW              | 16   | 90          | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2110                  | <a href="#">Samples</a> |
| MSP430FR2110IPW16R | ACTIVE        | TSSOP        | PW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2110                  | <a href="#">Samples</a> |
| MSP430FR2110IRLLR  | ACTIVE        | VQFN         | RLL             | 24   | 3000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2110                  | <a href="#">Samples</a> |
| MSP430FR2110IRLLT  | ACTIVE        | VQFN         | RLL             | 24   | 250         | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2110                  | <a href="#">Samples</a> |
| MSP430FR2111IPW16  | ACTIVE        | TSSOP        | PW              | 16   | 90          | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2111                  | <a href="#">Samples</a> |
| MSP430FR2111IPW16R | ACTIVE        | TSSOP        | PW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2111                  | <a href="#">Samples</a> |
| MSP430FR2111IRLLR  | ACTIVE        | VQFN         | RLL             | 24   | 3000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2111                  | <a href="#">Samples</a> |
| MSP430FR2111IRLLT  | ACTIVE        | VQFN         | RLL             | 24   | 250         | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 85    | FR2111                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430FR2000IPW16R | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| MSP430FR2000IRLLR  | VQFN         | RLL             | 24   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2000IRLLT  | VQFN         | RLL             | 24   | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2100IPW16R | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| MSP430FR2100IRLLR  | VQFN         | RLL             | 24   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2100IRLLT  | VQFN         | RLL             | 24   | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2110IPW16R | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| MSP430FR2110IRLLR  | VQFN         | RLL             | 24   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2110IRLLT  | VQFN         | RLL             | 24   | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2111IPW16R | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| MSP430FR2111IRLLR  | VQFN         | RLL             | 24   | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| MSP430FR2111IRLLT  | VQFN         | RLL             | 24   | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR2000IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2000IRLLR  | VQFN         | RLL             | 24   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2000IRLLT  | VQFN         | RLL             | 24   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR2100IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2100IRLLR  | VQFN         | RLL             | 24   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2100IRLLT  | VQFN         | RLL             | 24   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR2110IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2110IRLLR  | VQFN         | RLL             | 24   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2110IRLLT  | VQFN         | RLL             | 24   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR2111IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2111IRLLR  | VQFN         | RLL             | 24   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2111IRLLT  | VQFN         | RLL             | 24   | 250  | 210.0       | 185.0      | 35.0        |



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X


4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RLL (S-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4214704/C 08/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.




# PACKAGE OUTLINE

## VQFN - 0.9 mm max height

### RLL0024A


PLASTIC QUAD FLATPACK - NO LEAD




4217760 / C 11/2021

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE  
SCALE: 20X




SOLDER MASK DETAILS

4217760 / C 10/2021

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE  
 BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD  
 81% PRINTED COVERAGE BY AREA  
 SCALE: 20X

4217760 / C 10/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2021，德州仪器 (TI) 公司