MN103SJ7/N0/N1/N2/N4/N5/N6 Series

32-bit Single-chip Microcontroller

Overview

The MN103S is a 32-bit microcontroller combining ease of use intended for programs development in the C language with a simple, high-performance architecture made possible through pursuit of cost performance.

Built around a compact 32-bit CPU with a basic instruction word length of 1 byte, this LSI includes internal memory for instructions and data, DMA controller, a clock generator, bus controller, interrupt controller, watchdog timer, standard peripheral circuitry such as timers and serial interfaces, PWM circuit best suited to controlling 3-phase motors and A/D converters for motor position control. The MN103S Series' high-speed CPU coupled with abundance of peripheral features provides an easy means of developing low-cost, high-performance and multifunctional system on LSI for motor and power control applications requiring fast response - a feature previously unavailable with conventional microcontrollers.

Product Sun	nmary								
This datasheet	describes the	e following n	nodel.					\sim	
Model	ROM Size	RAM Size	Pins	Timer (8bit/ 16bit)	PWM	Serial I/F	AD	Q GA	Package
MN103SFJ7A	32 KB	2 KB	TQFP48	8/1	1	2	2	—	TQFP48-P-0707B
MN103SFN0D	(A VD	4KB				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			
MN103SFN0X	04 KB	8 KB	QFP44	8/2		0	2		QFP044-P-1010F
MN103SFN0G	120 KD	6 KB	TQFP48	8/2		2	2		TQFP48-P-0707B
MN103SFN0Y	120 KD	8 KB							
MN103SFN1D	61 V D	4 KB		1	7				
MN103SFN1X	04 KD	8 KB	TOED64	10/2	2	2	2		TOED064 D 1010C
MN103SFN1G	120 VD	6 KB	101104	12/5	2	5	2		IQFP004-P-1010C
MN103SFN1Y	120 KD	8 KB							
MN103SFN2D	61 V D	4 KB	5						
MN103SFN2X	04 KD	8 KB	TOEDO	12/5	2	2	2		TOED000 D 1212D
MN103SFN2G	120 V D	6 KB	IQFP80	12/3	2	5	2		IQFP080-P-1212D
MN103SFN2Y	120 ND	8 KB							
MN103SFN4D	64 VD	4 KB							
MN103SFN4X	04 KD	8 KB	QFP44	0/2	1		2	1	QFP044-P-1010F
MN103SFN4G	120 VD	6 KB	TQFP48	0/2	1	2	2	1	TQFP48-P-0707B
MN103SFN4Y	120 KD	8 KB							
MN103SFN5D	61 V D	4 KB							
MN103SFN5X	04 KD	8 KB	TOED(4	12/2		2	2	2	TOED0(4 D 1010C
MN103SFN5G	120 VD	6 KB	IQFP04	12/3	2	5	2	2	IQFP004-P-1010C
MN103SFN5Y	120 KD	8 KB							
MN103SFN6D	(4 VD	4 KB							
MN103SFN6X	04 KB	8 KB	TOEDOO	12/5		2	2	2	TOED000 D 1010D
MN103SFN6G	120 VD	6 KB	IQFP80	12/5		5	2	2	1QFP080-P-1212D
MN103SFN6Y	128 KB	8 KB							

Timer 10 underflow interrupt Timer 11 underflow interrupt

Timer 16 overflow/underflow interrupt Timer 16 compare/capture A interrupt

Features	
CPU core	
MN103S core	
4 GB of address sp	ace (for instructions / data)
LOAD/STORE arc	shitecture with 5-stage pipeline
46 basic instruction	1s + 8 extension instructions
6 addressing mode	5
Instruction set of 1	byte in word length
Extension arithmet	ic unit incorporated (high-speed multiply instruction, high-speed division instruction etc.)
Machine cycle: 16.	7 ns (oscillation frequency: 10 MHz, 6 multiplying)
Operation mode: N	ORMAL mode, SELLP mode, HALT mode, STOP mode
 Oscillation Circuit 	
External oscillation	(crystal/ ceramic)
Clock multiply circ	uit Oscillation clock can be multiplied by from 3 to 12
• Internal memory	
• Internal memory POM: 32 K/64 K/1	128 K bytes DAM: 2 K // K /6 K /8 K bytes
The $POM/P \wedge M$ si	zo is different in each product
Desse refer to	Product Summaryl for details
DMA Controller	
Number of channel	ls: 1 channel
Startup sources:	15 sources (MN103SFN0/N4 series)
Surrup Sources.	20 sources (MN103SFN1/N5 series)
	22 sources (MN103SFN2/N6 series)
	(External interrupts: Max 12 sources Serial Interface: Max 9 sources Software start: 1 source)
Transfer modes:	3 modes (One word transfer Burst transfer Intermittent transfer)
fiundier moued.	*: There is not the function in the MN103SFJ7A.
 Interrupts 	
Non-maskable inte	rrupts
Watchdog time	er overflow interrupts
System error ir	nterrupts
Fail safe functi	on interrupts
MN103SFI7A	23 interrupts
MN103SFN0/	N4 series: 29 interrupts
MN103SFN1/	N5 series: 42 interrupts
MN103SFN2/1	N6 series: 48 interrupts
<timer interru<="" td=""><td>pts></td></timer>	pts>
Timer 0 unde	rflow interrupt
Timer T unde	rflow interrupt
Timer 2 unde	rflow interrupt
Timer 3 unde	rflow interrupt
Timer 4 unde	rflow interrupt
Timer 5 unde	rtiow interrupt
Timer 6 unde	rtiow interrupt
Timer 7 unde	rtiow interrupt
Timer 8 unde	rflow interrupt
Timer 9 unde	rflow interrupt

Features (continued)

<Timer Interrupts> (continued) Timer 16 compare/capture B interrupt Timer 17 overflow/underflow interrupt Timer 17 compare/capture A interrupt Timer 17 compare/capture B interrupt Timer 18 overflow/underflow interrupt Timer 18 compare/capture A interrupt Timer 18 compare/capture B interrupt Timer 19 overflow/underflow interrupt Timer 19 compare/capture A interrupt Timer 19 compare/capture B interrupt Timer 20 overflow/underflow interrupt Timer 20 compare/capture A interrupt Timer 20 compare/capture B interrupt

<Serial Interface>

40010301365l Serial 0 reception end interrupts Serial 0 communication/transmission end interrupts Serial 1 reception end interrupts Serial 1 communication/transmission end interrupts Serial 2 reception end interrupts Serial 2 communication/transmission end interrupts

<PWM>

PWM0 overflow interrupts PWM0 underflow interrupts PWM0 synchronous A/D start A PWM0 synchronous A/D start B PWM1 overflow interrupts PWM1 underflow interrupts PWM1 synchronous A/D start A PWM1 synchronous A/D start B

<A/D>

A/D 0 conversion end interrupt A/D 0 conversion end B interrupt A/D 1 conversion end interrupt A/D 1 conversion end B interrupt

<DMA>

DMA transfer end interrupt DMA request after DMA transfer end interrupt DMA transfer request overflow interrupt

External interrupts:

MN103SFJ7A	: 4 interrupts
MN103SFN0/N4 series	: 8 interrupts
MN103SFN1/N5 series	: 10 interrupts
MN103SFN2/N6 series	: 12 interrupts

External interrupt pins : From IRQ00 to IRQ11 Interrupt detection condition

: Each edge, both edges, high-level and low-level detection Each interrupt detection condition is able to filtering with the noise filter

Features (continued) Timer counter 8-bit timer 8 sets (MN103SFJ7A, MN103SFN0/N4 series) 12 sets (MN103SFN1/N5, MN103SFN2/N6 series) 16-bit timer 1 sets (MN103SFJ7A) 2 sets (MN103SFN0/N4 series) 3 sets (MN103SFN1/N5 series) 5 sets (MN103SFN2/N6 series) Timer 0 (8-bit timer) Interval timer, Timer pulse output, Event count, Baud rate timer Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM0IO pin input, Timer 1 underflow, Timer 2 underflow Timer 1 (8-bit timer) Interval timer, Timer pulse output, Event count, Baud rate timer, Cascade connection (connected to Timer 0) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM1IO pin input, Timer 0 underflow, Timer 2 underflow Timer 2 (8-bit timer) Interval timer, Timer pulse output *1, Event count *1, Baud rate timer, Cascade connection (connected to Timer 1) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM2IO pin input *1. Timer 0 underflow, Timer 1 underflow Timer 3 (8-bit timer) Interval timer, Timer pulse output *1, Event count *1, Baud rate timer, Cascade connection (connected to Timer 2) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM3IO pin input *1, Timer 0 underflow, Timer 1 underflow, Timer 2 underflow Timer 4 (8-bit timer) Interval timer, Timer pulse output, Event count Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM4IO pin input, Timer 5 underflow, Timer 6 underflow Timer 5 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 4) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM5IO pin input, Timer 4 underflow, Timer 6 underflow Timer 6 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 5) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM6IO pin input, Timer 4 underflow, Timer 5 underflow Timer 7 (8-bit timer) Interval timer, Timer pulse output, Event count, Cascade connection (connected to Timer 6) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM7IO pin input, Timer 4 underflow, Timer 5 underflow, Timer 6 underflow Timer 8 (8-bit Timer) *2 Interval timer, Timer pulse output *3, Event count *3 Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM8IO pin input *3, Timer 9 underflow, Timer 10 underflow

Features (continued) Timer counter (continued) Timer 9 (8-bit timer) *2 Interval timer, Timer pulse output *3, Event count *3, Cascade connection (Connected to Timer 8) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM9IO pin input *3, Timer 8 underflow, Timer 10 underflow Timer 10 (8-bit timer) *2 Interval timer, Timer pulse output, Event count, Cascade connection (Connected to Timer 9) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM10IO pin input, Timer 8 underflow, Timer 9 underflow Timer 11 (8-bit timer) *2 Interval timer, Timer pulse output, Event count, Cascade connection (Connected to Timer 10) Count clock source : IOCLK, IOCLK/8, IOCLK/32, IOCLK/128, TM11IO pin input, Timer 8 underflow, Timer 9 underflow, Timer 10 underflow Timer 16 (16-bit timer) Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start Start by PWMn overflow interrupt, PMWn underflow interrupt, A/D conversion start trigger generation Count clock source : IOCLK, IOCLK/8, Timer 6 underflow, Timer 7 underflow, TM16BIO pin input Timer 17 (16-bit timer) *2,*4 Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start Count clock source : IOCLK, IOCLK/8, IOCLK/64, Timer 11 underflow, TM17BIO pin input Timer 18 (16-bit timer) *5 Interval timer, Event count, Up/down count, Timer output, PWM output (output to 6 ports all at once is possible), Input capture, one-shot output, External trigger start Count clock source : IOCLK, IOCLK/8, IOCLK/64, Timer 7 underflow, TM18BIO pin input Timer 19 (16-bit timer) *2 Interval timer, Event count, Dr down count, Timer output, PWM output, Input capture, one-shot output, External trigger start Start by PWMn overflow interrupt, PWMn underflow interrupt, A/D conversion start trigger generation Count clock source 10CLK, IOCLK/8, Timer 10 underflow, Timer 11 underflow, TM19BIO pin input Timer 20 (16-bit timer) *2,*4 Interval timer, Event count, Up/down count, Timer output, PWM output, Input capture, one-shot output, External trigger start, Count clock source : IOCLK, IOCLK/8, Timer 6 underflow, Timer 7 underflow, TM20BIO pin input Note) *1: The function using the TMnIO pin (n = 2, 3) cannot be used by the MN103SFN0/N4 series. *2: There is not the function in the MN103SFN0/N4 series. *3: The function using the TMnIO pin (n = 8, 9) cannot be used by the MN103SFN1/N5 series. *4: There is not the function in the MN103SFN1/N5 series. *5: There is not the function in the MN103SJ7A.

MN103SFN5/N6 series 2 sets

Offset voltage cancel cansel function(short-circuit or switching)

Features (continued) Watchdog Timer Detection time 6.55 ms to 1677.72 ms (oscillation frequency 10 MHz) Generates non-maskable interrupt at detection Generates hard-reset at second consective overflow • A/D Converter A/D0 Resolution 10 bits Minimum conversion time 0.5 µs Analog input 5 channels (AD0IN00 to AD0IN04) A/D conversion start trigger is in synchronization with complementary 3-phase PWM cycle and 16-bit timer A/D1 Resolution 10 bits Minimum conversion time 0.5 µs Analog input MN103SFJ7A : 3 channels (AD1IN00 to AD1IN02) MN103SFN0/N4 series: 3 channels (AD1IN00 to AD1IN02) MN103SFN1/N5 series: 7 channels (AD1IN00 to AD1IN06) MN103SFN2/N6 series: 11 channels (AD1IN00 to AD1IN10) A/D conversion start trigger is in synchronization with complementary 3-phase PWM cycle and 16-bit timer • Complementary 3-phase PWM output Min. resolution: 16.7 ns Triangular and saw-tooth waves output Incorporates a dead time insertion circuit Can overwrite registers by double buffer during PWM operation PWM output protection circuit supporting external interrupts and non-maskable interrupt Output timing varying function A/D conversion start trigger, 16-bit timer start trigger VGA VGA MN103SFN4 series

The gain of eight stages can be set (2.05, 3.03, 4.00, 4.98, 5.96, 7.90, 9.83, and 19.40times)

Ver. DEM

Features (continued) • Serial Interface 3 channels Serial 0 (Full duplex UART / Synchronous serial interface) Synchronous serial interface Overrun error detection Transfer clock source: 1/2, 1/4, 1/16 and 1/64 of timer 0 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 1 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 2 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 3 underflow, IOCLK/2, IOCLK/4, SBT0 pin Can be selected as the first bit to be transferred, Any transfer size from 2 to 8 bits can be selected. Can be continuously transmitted, received or transmitted and received. Maximum transfer rate: 5.0 Mbps Full duplex UART 3656 Parity check, Overrun and flaming error detection Transfer clock source: 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 0 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 1 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 2 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 3 underflow, IOCLK/16. IOCLK/32. IOCLK/64 Can be selected as the first bit to be transferred, Any transfer size from 7 to 8 bits can be selected. Continuous transmission, reception, and transmission/reception Maximum transfer rate: 300 kbps Serial 1 (Full duplex UART / Synchronous serial interface) Synchronous serial interface Overrun error detection Transfer clock source: 1/2, 1/4, 1/16 and 1/64 of timer 0 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 1 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 2 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 3 underflow, IOCLK/2, IOCLK/4, SBT1 pin Can be selected as the first bit to be transferred, Any transfer size from 2 to 8 bits can be selected. Continuous transmission, reception, and transmission/reception Maximum transfer rate: 5.0 Mbps Full duplex UART Parity check, Overrun and flaming error detection Transfer clock source: 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 0 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 1 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 2 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 3 underflow, IOCLK/16, IOCLK/32, IOCLK/64 Can be selected as the first bit to be transferred, Any transfer size from 7 to 8 bits can be selected. Continuous transmission, reception, and transmission/reception Maximum transfer rate: 300 kbps

Features (continued) Serial 2 (Full duplex UART / Synchronous serial interface) Synchronous serial interface Overrun error detection Transfer clock source 1/2, 1/4, 1/16 and 1/64 of timer 0 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 1 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 2 underflow, 1/2, 1/4, 1/16 and 1/64 of timer 3 underflow, IOCLK/2, IOCLK/4, SBT2 pin Can be selected as the first bit to be transferred, Any transfer size from 2 to 8 bits can be selected. Continuous transmission, reception and transmission / reception Maximum transfer rate: 5.0 Mbps Corresponding to the 4 channel system communication and the SPI communication Full duplex UART Parity check, Overrun and flaming error detection 656 Transfer clock source 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 0 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 1 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 2 underflow, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 and 1/1024 of timer 3 underflow, IOCLK/16, IOCLK/32, IOCLK/64 Can be selected as the first bit to be transferred, Any transfer size from 7 to 8 bits can be selected. Continuous transmission, reception and transmission / reception Maximum transfer rate: 300 kbps Regulator Incorporates regulator, and use of 5 V power supply is possible Power Supply Detection 3.6 V to 4.3 V Detection level When power supply voltage is under detection level, reset is generated.

Features (continued)		
Port / pins		
(MN103SFJ7A)		
I/O ports	28 pins	
Motor control output	6 pins	
External interrupt	4 pins	
A/D input	6 pins	
Input ports		
VGA. A/D input	2 pins	
Special pins	14 pins	
Reset input pin	1 pin	
Oscillation pin	2 pins	
Mode pin	2 pins	
Debug pin	2 pins	
Power pin	7 pins	
(MN103SFN0/N4 series)	, p	
I/O ports	28 nins	
Motor control output	6 pins	6
External interrupt	8 pins	
A/D input	6 pins	0,0
Input ports	0 phil	C'A
VGA A/D input	2 nins	\sim
Special nins	14 nins	N
Reset input pin	1 pin	
Oscillation pin	2 pins	
Mode nin	2 pins	
Debug pin	2 pins	
Doug pin Dower pin	7 pins	
(MN103SEN1/N5 series)	/ pins	
I/O ports	16 pips	
Motor control output	12 pins	
External interrunt	12 phis	
Δ/D input	8 pins	
Input ports	0-0413	
VGA A/D input		
Special pins	14 pins	
Reset input nin	1 pin	
Oscillation nin	2 nins	
Mode nin	2 pms	
Debug nin	2 pins	
Power nin	2 pms 7 nins	
(MN103SEN2/N6 series)	/ pins	
I/O ports	60 pins	
Motor control output	12 pins	
External interrunt	12 pins	
A/D input	12 pins	
Input ports	12 pins	
VGA A/D input	1 pips	
v OA, A/D input	- μms	
Baset input nin	1 pin	
Oscillation nin	r pin 2 pins	
Mode nin	2 pins	
Debug pin	2 pins	
Debug pin Power pin	∠ pins 9 pins	
rower pin	2 hills	

•	Package	
	(MN103SFJ7A)	
	TQFP048-P-0707B	(7 mm square, 0.5 mm pitch)
	(MN103SFN0/N4 series)	
	QFP044-P-1010F	(10 mm square, 0.8 mm pitch)
	TQFP048-P-0707B	(7 mm square, 0.5 mm pitch)
	(MN103SFN1/N5 series)	
	TQFP064-P-1010C	(10 mm square, 0.5 mm pitch)
	(MN103SFN2/N6 series)	
	TQFP080-P-1212D	(12 mm square, 0.5 mm pitch)

to the second second

Pin Description

• MN103SFJ7A (TQFP048-P-0707B)



■ Pin Description (continued)

• MN103SFN0/N4 Series (QFP044-P-1010F)



* VGA is not in the MN103SFN0 series.

1,2 pin of MN103SFN0 series are the dedicated input pin for A/D converter.

■ Pin Description (continued)

• MN103SFN0/N4 Series (TQFP048-P-0707B)



* VGA is not in the MN103SFN0 series.

1,2 pin of MN103SFN0 series are the dedicated input pin for A/D converter.

Pin Description (continued)

MN103SFN1/N5 Series (TQFP064-P-1010C)



* VGA is not in the MN103SFN1 series.

3,4,13,14 pin of MN103SFN1 series are the dedicated input pin for A/D converter.

■ Pin Description (continued)

MN103SFN2/N6 Series (TQFP080-P-1212D)



* VGA is not in the MN103SFN2 series.

3,4,13,14 pin of MN103SFN2 series are the dedicated input pin for A/D converter.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.

- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202

大臣

