


## CURRENT MODE PWM CONTROL CIRCUITS

### DESCRIPTION

The UTC3842 provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N channel MOSFETs, is low in the off state.


### FEATURES

- \*Optimized for off-line and DC to DC converts
- \*Low start up current(<1mA)
- \*Automatic feed forward compensation
- \*Pulse-by-Pulse current limiting
- \*Enhanced load response characteristics
- \*Under-voltage lockout with hysteresis



- \*Double pulse Suppression
- \*High current totem pole output
- \*Internally trimmed band-gap reference
- \*500kHz operation
- \*Low Ro error amp

### BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS( $T_a=25^{\circ}\text{C}$ )

Characteristic	Symbol	Value	Unit
Supply Voltage(Low Impedance Source)	VCC	30	V
Supply Voltage( $I_{cc}<30\text{mA}$ )	Vcc	Self Limiting	V
Output Current	$I_o$	$\pm 1$	A
Output Energy(capacitive Load)		5	$\mu\text{J}$
Analog Inputs(pin 2,3)	$V_{I(ANA)}$	-0.3 to +6.3	V
Error Amplifier Output Sink Current	$I_{SINK(EA)}$	10	mA
Power Dissipation	PD	at $T_{amb}\leq 25^{\circ}\text{C}$ 1.0	W
Lead Temperature	$T_{lead}$	300	$^{\circ}\text{C}$
Storage Temperature	$T_{stg}$	-65~+150	$^{\circ}\text{C}$

Note 1:  $T_a>25^{\circ}\text{C}$ , PD derated with  $8\text{mW}/^{\circ}\text{C}$ .

## ELECTRICAL CHARACTERISTICS

( $0\leq T_a\leq 70^{\circ}\text{C}$ ,  $V_{CC}=15\text{V}$ ,  $R_T=10\text{k}\Omega$ ,  $C_T=3.3\text{nF}$ , unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Units
<b>Reference Section</b>						
Output Voltage	$V_{REF}$	$T_j=25^{\circ}\text{C}$ , $I_o=1\text{mA}$	4.90	5.00	5.10	V
Line Regulation	$\Delta V_{REF}$	$12\leq V_{IN}\leq 25\text{V}$		6	20	mV
Load Regulation	$\Delta V_{REF}$	$1\leq I_o\leq 20\text{mA}$		6	25	mV
Temperature Stability		(Note 2)		0.2	0.4	$\text{mV}/^{\circ}\text{C}$
Total Output Variation		Line, Load, Temp(note 2)	4.82		5.18	V
Output Noise Voltage	eN	$10\text{Hz}\leq f\leq 10\text{kHz}$ , $T_j=25^{\circ}\text{C}$ (note 2)		50		$\mu\text{V}$
Long term stability		$T_a=25^{\circ}\text{C}$ , 1000Hrs(note 2)		5	25	mV
Output Short Circuit	Isc		-30	-100	-180	mA
<b>Oscillator Section</b>						
Initial Accuracy	fosc	$T_j=25^{\circ}\text{C}$	47	52	57	kHz
Voltage Stability	$\Delta f/\Delta V_{CC}$	$12\leq V_{CC}\leq 25\text{V}$		0.2	1	%
Temp stability		$T_{min}\leq T_a\leq T_{max}$ (note 2)		5		%
Amplitude	Vosc	Vpin 4 peak to peak		1.7		V
<b>Error Amplifier Section</b>						
Input Voltage	$V_{I(EA)}$	Vpin 1=2.5V	2.42	2.50	2.58	V
Input Bias current	IBIAS			-0.3	-2	$\mu\text{A}$
AVOL		$2\leq V_o\leq 4\text{V}$	60	90		dB
Unity Gain Bandwidth		$T_j=25^{\circ}\text{C}$ (note 2)	0.7	1		MHz
PSRR		$12\leq V_{CC}\leq 25\text{V}$	60	70		dB
Output Sink Current	$I_{sink}$	Vpin 2=2.7V, Vpin 1=1.1V	2	6		mA
Output Source Current	$I_{source}$	Vpin 2=2.3V, Vpin 1=5V	-0.5	-0.8		mA
Vout High		Vpin 2=2.3V, $R_L=15\text{k}\Omega$ to GND	5	6		V
Vout Low		Vpin 2=2.7V, Vpin 1=1.1V		0.7	1.1	V
<b>Current Sense section</b>						
Gain	$G_V$	(note 3,4)	2.85	3	3.15	V/V
Maximum Input signal	$V_{I(MAX)}$	Vpin 1=5V( note 3)	0.9	1	1.1	V
SVR		$12\leq V_{CC}\leq 25\text{V}$		70		dB
Input Bias Current	IBIAS			-2	-10	$\mu\text{A}$
Delay to Output		Vpin 3=0 to 2V		150	300	ns
<b>Output Section</b>						
Output low Level	$V_{OL}$	$I_{sink}=20\text{mA}$		0.1	0.4	V
		$I_{sink}=200\text{mA}$		1.5	2.2	V

(continued)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Units
Output High Level	V <sub>OH</sub>	I <sub>source</sub> =20mA	13	13.5		V
		I <sub>source</sub> =200mA	12	13.5		V
Rise Time	t <sub>R</sub>	T <sub>j</sub> =25°C, C <sub>L</sub> =1nF (note 2)		50	150	ns
Fall Time	t <sub>F</sub>	T <sub>j</sub> =25°C, C <sub>L</sub> =1nF (note 2)		50	150	ns
UVLO Saturation		V <sub>cc</sub> =5V, I <sub>sink</sub> =10mA		0.7	1.2	V
<b>Under-Voltage Lockout Output Section</b>						
Start Threshold	V <sub>TH</sub> (ST)		14.5	16	17.5	V
Min. Operating Voltage After Turn On	V <sub>OPR</sub> (min)		8.5	10	11.5	V
<b>PWM Section</b>						
Maximum duty Cycle	D(MAX)		95	97	100	%
Minimum Duty Cycle	D(MIN)				0	%
<b>Total Standby Current</b>						
Start-up Current	I <sub>ST</sub>			0.5	1	mA
Operating Supply Current	I <sub>CC</sub> (opr)	V <sub>pin 2</sub> =V <sub>pin 3</sub> =0V		11	17	mA
V <sub>cc</sub> Zener Voltage	V <sub>Z</sub>	I <sub>cc</sub> =25mA		34		V

note 2: These parameters, although guaranteed, are not 100% tested in production.


note 3: Parameters measured at trip point of latch with V<sub>pin 2</sub>=0.

note 4: Gain defined as:

$$A = \frac{\Delta V_{pin 1}}{\Delta V_{pin 3}} ; 0 \leq V_{pin 3} \leq 0.8V$$

note 5: Adjust V<sub>cc</sub> above the start threshold before setting at 15V.


OPEN-LOOP LABORATORY TEST CIRCUIT



High peak current associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5

in single point GND. The transistor and 5kΩ potentiometer are used to sample the oscillator waveform and apply an adjustable Ramp to Pin 3.


UNDER-VOLTAGE LOCKOUT



During Under-Voltage Lockout, the output driver is biased to a high impedance state. Pin 6 should be shunt to GND with a bleeder resistor to prevent


activating the power switch with output leakage currents.

ERROR AMPLIFIER CONFIGURATION



Error amplifier can source or sink up to 0.5mA


CURRENT SENSE CIRCUIT



Peak current ( $I_s$ ) determined by the formula:  
 $I_{smax} = 10V/R_s$ .

A small RC filter be required to suppress switch transients.


SLOPE COMPENSATION




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converts requiring duty cycles over

50%. Note that capacitor C, forms a filter with R2 to suppress the leading edge switch spikes.


OSCILLATOR SECTION




Deadtime VS  $C_T$  ( $R_T > 5k\Omega$ )



Timing Resistance Vs Frequency




SHUTDOWN TECHNIQUES




Shutdown UTC3842 can be accomplished by two methods; either raise pin 3 above 1V or pull Pin 1 below a voltage two diode drops above ground. Either method caused the output of PWM comparator to be high(refer to block diagram).The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pins a and/or 3 is removed .In one example, an externally latched shut - down may be accomplished by adding an SCR which be reset by cycling Vcc below the lower UVLO threshold. At this point the reference turns off allowing the SCR to reset.

TYPICAL PERFORMANCE CHARACTERISTICS


Vref Temperature Drift




Istart Temperature Drift




Icc Temperature Drift





Output Saturation Characteristics




Error Amplifier Open-Loop Frequency Response

UTC3842

LINEAR INTEGRATED CIRCUIT

PACKAGE DIMENSIONS



**ELECTROSTATIC DISCHARGE CAUTION**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage handling to prevent electrostatic damage to the device.

**NOTICE**

HANGZHOU YOUWANG ELECTRONICS CO.LTD assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all HANGZHOU YOUWANG ELECTRONICS CO.LTD's products described or contained herein. HANGZHOU YOUWANG ELECTRONICS CO.LTD's products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.