







PCA9538 ZHCSNJ0G - SEPTEMBER 2006 - REVISED MARCH 2021

具有中断输出、复位和配置寄存器的 PCA9538 远程 8 位 I2C 和 SMBus 低功耗 I/O 扩展器

1 特性

- 1μA 低待机电流消耗(最大值)
- I²C 至并行端口扩展器
- 开漏电路低电平有效中断输出
- 低电平有效复位输入
- 工作电源电压范围为 2.3V 至 5.5V
- 可耐受 5V 电压的 I/O 端口
- 400kHz 快速 I²C 总线
- 两个硬件地址引脚允许在 I2C/SMBus 上使用多达四 个器件
- 输入和输出配置寄存器
- 极性反转寄存器
- 加电时所有通道均被配置为输入
- 加电时无干扰
- SCL/SDA 输入端上的噪声滤波器
- 具有最大高电流驱动能力的锁存输出,适用于直接 驱动 LED
- 闩锁性能超过 100mA, 符合 JESD 78 || 类规范的 要求
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)
 - 1000V 带电器件模型 (C101)

2 说明

PCA9538 是一款符合两线双向 I2C 总线(或 SMBus)协议、用于通用并行输入/输出(I/O)扩展的8 位 I/O 扩展器。此器件的工作电源电压范围为 2.3V 至 5.5V。此器件支持 100kHz(标准模式)和 400kHz (快速模式)两种时钟频率。当开关、传感器、按钮、 LED、风扇等需要额外的 I/O 时,此器件及其他 I/O 扩 展器可提供简单的解决方案。

PCA9538 包括一项功能: 当输入端口状态发生变化 时,在 INT 引脚上生成中断。硬件可选地址引脚 AO 和 A1 最多允许四个 PCA9538 器件位于同一 I2C 总线 上。也可以使用复位功能或通过下电上电生成上电复 位,从而将此器件复位为默认状态。

INT 可连接至一个微控制器的中断输入。通过在这条线 路上发送一个中断信号,远程 I/O 可通知微控制器在其 端口上是否存在输入数据,而无须通过 I2C 总线进行 通信。因此, PCA9538 还可作为简单的从器件。


该器件的输出(已锁存)具有高电流驱动能力,用于直 接驱动 LED。它具有低电流消耗。

两个硬件引脚(A0和A1)用于编程和改变固定的 I2C 地址,并允许多达四个器件共享同一个 I2C 总线或 SMBus.

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
PCA9538	SSOP (16)	6.20mm x 5.30mm
	TVSOP (16)	3.60mm × 4.40mm
	SOIC (16)	10.30mm x 7.50mm
	TSSOP (16)	5.00mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



方框图



Table of Contents

Table	e or Contents
1 特性	1 7.2 Device Functional Modes16
2 说明	
3 Revision History	
4 Pin Configuration and Functions	
5 Specifications	4 8.1 Application Information Disclaimer24
5.1 Absolute Maximum Ratings	4 8.2 Typical Application24
5.2 ESD Ratings	4 9 Power Supply Recommendations26
5.3 Recommended Operating Conditions	4 9.1 Power-On Reset Requirements
5.4 Thermal Information	
5.5 Electrical Characteristics	
5.6 I ² C Interface Timing Requirements	
5.7 RESET Timing Requirements	
5.8 Switching Characteristics	
5.9 Typical Characteristics	,
6 Parameter Measurement Information	,, . working,
7 Detailed Description	
3 Revision History Changes from Revision F (May 2014) to Revision	
• 更新了说明 并添加了方框图 图像	
• Deleted RGV and RGT packages from the Pin (Configuration and Functions section3
·	Absolute Maximum Ratings4
- · · · · · · · · · · · · · · · · · · ·	Thermal Resistance Characteristic4
	SDA) Max value From: 5.5 V To: V _{CC} in the <i>Recommended</i>
• Changed the V _{IH} High-level input voltage (A0, A	1, A2, P7 - P0) MIN value From: 2 V To: 0.7 x V _{CC} in the
	I, A2, P7 ⁻ P0) MAX value From: 0.8 V To: 0.3 x V _{CC} in the
Added the Thermal Information table	5
	1.2 Vand the MAX value From: 1.65 V To: 1.5 V in the
• Added the V _{PORE} row in the <i>Electrical Characte</i>	ristics5
	mA to: 7 mA in the Electrical Characteristics
, ,	lectrical Characteristics
• • • •	
A Linemand the All Additional current in atomatic	/ INDUE (5.5 V) MAX VAIUE FION). I MA 10: 4 MA IN INC
	5
Electrical Characteristics	5
 Electrical Characteristics Added Note 4 to the Electrical Characteristics Changed the Typical Characteristics graphs 	

4 Pin Configuration and Functions




图 4-1. DBQ, DB, PW, DGV Package, 16-Pin, Top View

表 4-1. Pin Functions

P	IN	DESCRIPTION
NAME	NO.	DESCRIPTION
A0	1	Address input. Connect directly to V _{CC} or ground
A1	2	Address input. Connect directly to V _{CC} or ground.
GND	8	Ground
INT	13	Interrupt output. Connect to V _{CC} through a pullup resistor
P0	4	P-port input-output. Push-pull design structure
P1	5	P-port input-output. Push-pull design structure
P2	6	P-port input-output. Push-pull design structure
P3	7	P-port input-output. Push-pull design structure
P4	9	P-port input-output. Push-pull design structure
P5	10	P-port input-output. Push-pull design structure
P6	11	P-port input-output. Push-pull design structure
P7	12	P-port input-output. Push-pull design structure
RESET	3	Active-low reset input. Connect to V _{CC} through a pullup resistor if no active connection is used
SCL	14	Serial clock bus. Connect to V _{CC} through a pullup resistor
SDA	15	Serial data bus. Connect to V _{CC} through a pullup resistor
V _{CC}	16	Supply voltage



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	6	V
VI	Input voltage ⁽²⁾		- 0.5	6	V
Vo	Output voltage ⁽²⁾		- 0.5	6	V
I _{IK}	Input clamp current	V _I < 0		- 20	mA
I _{OK}	Output clamp current	V _O < 0		- 20	mA
I _{IOK}	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I _{OL}	Continuous output low current	V _O = 0 to V _{CC}		50	mA
I _{OH}	Continuous output high current	V _O = 0 to V _{CC}		- 50	mA
	Continuous current through GND			- 250	mA
I _{CC}	Continuous current through V _{CC}			160	l IIIA
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			MIN	MAX	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	V	
V _(ESD)	Liectrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	5.5	V
\ <u>/</u>	High level input voltage	SCL, SDA	0.7 × V _{CC}	V _{CC}	V
V _{IH}	High-level input voltage	A0, A1, RESET, P7 - P0	0.7 × V _{CC}	5.5	V
.,	Low-level input voltage	SCL, SDA	- 0.5	0.3 × V _{CC}	V
V _{IL}		A0, A1, RESET, P7 - P0	- 0.5	0.3 × V _{CC}	V
I _{OH}	High-level output current	P7 - P0		- 10	mA
I _{OL}	Low-level output current	P7 - P0		25	mA
T _A	Operating free-air temperature		- 40	85	°C

Product Folder Links: PCA9538

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

				PCA9538			
THERMAL METRIC ⁽¹⁾		DB (SSOP)	DBQ (SSOP)	DGV (TVSOP)	DW (SOIC)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	113.2	90	86	46	122	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage	I _I = - 18 mA	2.3 V to 5.5 V	- 1.2			V
V _{PORR}	Power-on reset voltage, V _{CC} rising	V _I = V _{CC} or GND, I _O = 0			1.2	1.5	V
V _{PORF}	Power-on reset voltage, V _{C7} falling	V _I = V _{CC} or GND, I _O = 0		0.75	1		V
			2.3 V	1.8			
			3 V	2.6			
		I _{OH} = -8 mA	4.5 V	4.1			
			4.75 V	4.1			
V _{OH}	P-port high-level output voltage ⁽²⁾		2.3 V	1.7			V
			3 V	2.5			
		I _{OH} = - 10 mA	4.5 V	4			
			4.75 V	4	-		
	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	8		
	P port ⁽³⁾		2.3 V	8	10		
I _{OL}		V _{OL} = 0.5 V	3 V	8	14		
			4.5 V	8	17		
			4.75 V	8	35		
		V., -0.7 V	2.3 V	10	13		mA
			3 V	10	19		_
		$V_{OL} = 0.7 \text{ V}$	4.5 V	10	24		
			4.75 V	10	45		
	INT	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	7		
	SCL, SDA	V = V or CND	2.2.V.to F.E.V.			±1	^
l _l	A0, A1, RESET (4)	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V			±1	μА
I _{IH}	P port	V _I = V _{CC}	2.3 V to 5.5 V			1	μА
I _{IL}	P port	V _I = GND	2.3 V to 5.5 V			- 1	μА
			5.5 V		104	175	
		$V_I = V_{CC}$ or GND, $I_O = 0$, $I/O = \text{inputs}$, $f_{scl} = 400 \text{ kHz}$, no load	3.6 V		50	90	
		I/O - Inputs, I _{SCI} - 400 KHz, 110 load	2.7 V		20	65	-
	Operating mode		5.5 V		60	150	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$, $I/O = \text{inputs}$, $f_{scl} = 100 \text{ kHz}$, no load	3.6 V		15	40	μА
		inputs, isci – 100 KHZ, ilo load	2.7 V		8	20	4
			5.5 V		1.9	3.5	
	Standby mode	v mode $V_I = V_{CC}$ or GND, $I_O = 0$, $I/O = inputs$, $f_{scl} = 0$ kHz, no load	3.6 V		1.1	1.8	
			2.7 V		1	1.6	



5.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
ΔI _{CC}	Additional current in standby mode	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.3 V to 5.5 V			1.5	mA
	·	All LED I/Os at $V_I = 4.3 \text{ V}$, $f_{scl} = 0 \text{ kHz}$	5.5 V			4	ma
Ci	SCL	V _I = V _{CC} or GND	2.3 V to 5.5 V		4	5	pF
C _{io}	SDA	V _{IO} = V _{CC} or GND	2.3 V to 5.5 V		5.5	6.5	pF
010	P port	AIO - ACC OL CLAD	2.5 V 10 5.5 V		8	9.5	ρı

- (1) All typical values are at nominal supply voltage (2.5-, 3.3-, or 5-V V_{CC}) and $T_A = 25^{\circ}C$.
- (2) The total current sourced by all I/Os must be limited to 85 mA.
- (3) Each I/O must be externally limited to a maximum of 25 mA, and the P port (P7 P0) must be limited to a maximum current of 200 mA.

Product Folder Links: PCA9538

(4) RESET = V_{CC} (held high) when all other input voltages, V_I = GND.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



5.6 I²C Interface Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see 图 6-1)

			MIN	MAX	UNIT
STANDA	RD MODE				
f _{scl}	I ² C clock frequency		0	100	kHz
t _{sch}	I ² C clock high time		4		μ S
t _{scl}	I ² C clock low time		4.7		μ s
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		250		ns
t _{sdh}	I ² C serial-data hold time		0		ns
t _{icr}	I ² C input rise time			1000	ns
t _{icf}	I ² C input fall time			300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	ns
t _{buf}	I ² C bus free time between Stop and Start		4.7		μs
t _{sts}	I ² C Start or repeated Start condition setup		4.7		μS
t _{sth}	I ² C Start or repeated Start condition hold		4		μ s
t _{sps}	I ² C Stop condition setup		4		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid	300		ns
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.3	3.45	μ s
C _b	I ² C bus capacitive load	'		400	ns
FAST MC	DDE		T	-	
f _{scl}	I ² C clock frequency		0	400	kHz
t _{sch}	I ² C clock high time		0.6		μ S
t _{scl}	I ² C clock low time		1.3		μ s
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		100		ns
t _{sdh}	I ² C serial-data hold time		0		ns
t _{icr}	I ² C input rise time		20 + 0.1C _b (1)	300	ns
t _{icf}	I ² C input fall time		20 + 0.1C _b (1)	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus	20 + 0.1C _b	300	ns
t _{buf}	I ² C bus free time between Stop and Start		1.3		μ 8
t _{sts}	I ² C Start or repeated Start condition setup		0.6		μs
t _{sth}	I ² C Start or repeated Start condition hold		0.6		μs
t _{sps}	I ² C Stop condition setup		0.6		μ 5
t _{vd(data)}	Valid data time	SCL low to SDA output valid	50		ns
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.1	0.9	μs
C _b	I ² C bus capacitive load			400	ns

⁽¹⁾ C_b = Total capacitance of one bus in pF



5.7 RESET Timing Requirements

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT		
STANDARD MODE and FAST MODE						
t _W	Reset pulse duration	4		ns		
t _{REC}	Reset recovery time	0		ns		
t _{RESET}	Time to reset	400		ns		

5.8 Switching Characteristics


over operating free-air temperature range (unless otherwise noted) (see 图 6-2 and 图 6-3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT			
STANDARD MODE and FAST MODE								
t _{iv}	Interrupt valid time	P port	ĪNT	4	μ s			
t _{ir}	Interrupt reset delay time	SCL	INT	4	μ S			
t _{pv}	Output data valid	SCL	P7 - P0	200	ns			
t _{ps}	Input data setup time	P port	SCL	100	ns			
t _{ph}	Input data hold time	P port	SCL	1	μs			

Product Folder Links: *PCA*9538

5.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)





5.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)




图 5-7. Source Current (I_{OH}) vs Output High Voltage (V_{OH}) for P-Ports at Four Supply Voltages





图 5-8. Output High Voltage (V_{OH}) vs Supply Voltage (V_{CC}) for P-Ports

Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated



6 Parameter Measurement Information




SDA LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , t_{r}/t_{f} \leq 30 ns.
- C. All parameters and waveforms are not applicable to all devices.

图 6-1. I²C Interface Load Circuit and Voltage Waveforms






INTERRUPT LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leqslant 10 MHz, Z_{O} = 50 Ω , t_{r}/t_{f} \leqslant 30 ns.
- C. All parameters and waveforms are not applicable to all devices.

图 6-2. Interrupt Load Circuit and Voltage Waveforms






P-PORT LOAD CONFIGURATION




WRITE MODE $(R/\overline{W} = 0)$



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r/t_f \leq$ 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. All parameters and waveforms are not applicable to all devices.


图 6-3. P-Port Load Circuit and Voltage Waveforms





SDA LOAD CONFIGURATION

P-PORT LOAD CONFIGURATION



- C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω , $t_f/t_f \leq$ 30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

图 6-4. Reset Load Circuits and Voltage Waveforms


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




7 Detailed Description

7.1 Functional Block Diagram



Pin numbers shown are for the DB, DBQ, DGV, DW, or PW package.

图 7-1. Functional Block Diagram



At power-on reset, all registers return to default values.

图 7-2. Simplified Schematic Of P0 To P7

7.2 Device Functional Modes

7.2.1 RESET Input

The RESET input can be asserted to reset the system while keeping the V_{CC} at its operating level. A reset can be accomplished by holding the RESET pin low for a minimum of t_W . The PCA9538 registers and $I^2C/SMBus$ state machine are changed to their default states once RESET is low (0). Once RESET is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pullup resistor to V_{CC} if no active connection is used.

7.2.1.1 RESET Errata

If RESET voltage set higher than VCC, current flows from RESET pin to VCC pin.

System Impact

VCC is pulled above its regular voltage level.

System Workaround

Design such that RESET voltage is same or lower than VCC.

7.2.2 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9538 in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the PCA9538 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

7.2.3 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in Simplified Schematic Of P0 To P7) are off, creating a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled depending on the state of the output port register. In this case, there are low impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.2.4 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time, t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$. Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The INT output has an open-drain structure and requires pullup resistor to V_{CC}.

7.2.4.1 Interrupt Errata

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I²C command byte (register pointer) written to the device was 00h.

Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it remains 00h.

2. Any other slave device on the I2C bus acknowledges an address byte with the R/W bit set high

System Impact

Can cause improper interrupt handling as the Master sees the interrupt as being cleared.

System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9538 device or before reading from another slave device.

Note

Software change are compatible with other versions (competition and TI redesigns) of this device.

7.3 Programming

7.3.1 I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see \boxtimes 7-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ \overline{W}).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/ output during the high of the ACK-related clock pulse. The address inputs (A0 - A1) of the slave device must not be changed between the Start and the Stop conditions.

On the I^2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see $\boxed{8}$ 7-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see $\boxed{8}$ 7-3).

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




图 7-3. Definition Of Start And Stop Conditions




图 7-4. Bit Transfer




图 7-5. Acknowledgment On I²C Bus

7.4 Register Maps

表 7-1 shows the address byte of the PCA9538.

表 7-1. Interface Definition Table

ВҮТЕ		BIT										
	7 (MSB)	6	5	4	3	2	1	0 (LSB)				
I ² C slave address	Н	Н	Н	L	L	A1	A0	R/W				
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0				

7.4.1 Device Address

图 7-6 shows the address byte of the PCA9538.




图 7-6. PCA9538 Address

表 7-2 shows the PCA9538 address reference.



表 7-2. Address Reference Table

INP	UTS	I ² C BUS SLAVE ADDRESS
A1	A0	1 C BOS SLAVE ADDRESS
L	L	112 (decimal), 70 (hexadecimal)
L	Н	113 (decimal), 71 (hexadecimal)
Н	L	114 (decimal), 72 (hexadecimal)
Н	Н	115 (decimal), 73 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected while a low (0) selects a write operation.

7.4.2 Control Register And Command Byte

Following the successful Acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9538 (see 7-7). Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that are affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.

图 7-7 shows the PCA9538 control register bits and 表 7-3 shows the command byte.




图 7-7. Control Register Bits

表 7-3. Command Byte Table

CONTROL REG	ONTROL REGISTER BITS COMMANI		REGISTER	PROTOCOL	POWER-UP DEFAULT		
B1	В0	(HEX)	REGISTER	PROTOGOL	TOTILITY DELIAGET		
0	0	0×00	Input Port	Read byte	XXXX XXXX		
0	1	0×01	Output Port	Read/write byte	1111 1111		
1	0	0×02	Polarity Inversion	Read/write byte	0000 0000		
1	1	0×03	Configuration	Read/write byte	1111 1111		

Product Folder Links: PCA9538

7.4.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I^2C device that the Input Port register is accessed next. See $\frac{1}{8}$ 7-4.

表 7-4. Register 0 (Input Port Register) Table

		10						
BIT	17	16	15	14	13	12	11	10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value. See $\frac{1}{2}$ 7-5.

表 7-5. Register 1 (Output Port Register) Table

BIT	07	O6	O5	04	O3	O2	01	00
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin original polarity is retained. See $\frac{1}{8}$ 7-6.

表 7-6. Register 2 (Polarity Inversion Register) Table

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. See $\frac{1}{8}$ 7-7.

表 7-7. Register 3 (Configuration Register) Table

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



7.4.4 Bus Transactions

Data is exchanged between the master and PCA9538 through write and read commands.

7.4.4.1 Writes

Data is transmitted to the PCA9538 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see 3 7-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte (see 3 7-8 and 3 7-9). There is no limitation on the number of data bytes sent in one write transmission.




图 7-8. Write To Output Port Register




图 7-9. Write To Configuration Or Polarity Inversion Registers

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.4.4.2 Reads

The bus master first must send the PCA9538 address with the LSB set to a logic 0 (see ☒ 7-6 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9538 (see ☒ 7-10 and ☒ 7-11). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





图 7-10. Read From Register



- A. This figure assumes the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port. See 🛭 7-10 for these details.

图 7-11. Read From Input Port Register



8 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


8.1 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.2 Typical Application

图 8-1 shows an application in which the PCA9538 can be used.



- A. Device address is configured as 1110000 for this example.
- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.
- D. P6 and P7 are not used and must be configured as outputs.

图 8-1. Typical Application

8.2.1 Detailed Design Procedure

8.2.1.1 Minimizing I_{CC} When I/Os Control Leds

When the I/Os are used to control LEDs, normally they are connected to V_{CC} through a resistor as shown in \boxtimes 8-1. The LED acts as a diode, so when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . I_{CC} in Electrical Characteristics shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} .

Product Folder Links: PCA9538

For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption. \boxtimes 8-2 shows a high-value resistor in parallel with the LED. \boxtimes 8-3 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevents additional supply current consumption when the LED is off.




图 8-2. High-Value Resistor in Parallel with Led




图 8-3. Device Supplied by a Lower Voltage



9 Power Supply Recommendations

9.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9538 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in 图 9-1 and 图 9-2.




图 9-1. V_{CC} Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V_{CC}




图 9-2. V_{CC} Is Lowered Below The Por Threshold, Then Ramped Back Up To V_{CC}

表 9-1 specifies the performance of the power-on reset feature for PCA9538 for both types of power-on reset.

表 9-1. Recommended	Supply	Seauencina	And Rame	Rates ⁽¹⁾

	PARAMETER		MIN	TYP	MAX	UNIT
V _{CC_FT}	Fall rate	See 图 9-1	1		100	ms
V _{CC_RT}	Rise rate	See 图 9-1	0.01		100	ms
V _{CC_TRR_GND}	Time to re-ramp (when V _{CC} drops to GND)	See 图 9-1	0.001			ms
V _{CC_TRR_POR50}	Time to re-ramp (when V _{CC} drops to V _{POR_MIN} - 50 mV)	See 图 9-2	0.001			ms
V _{CC_GH}	Level that V_{CCP} can glitch down to, but not cause a functional disruption when V_{CCX_GW} = 1 $~\mu$ s	See 图 9-3			1.2	V
V _{CC_GW}	Glitch width that will not cause a functional disruption when $V_{CCX_GH} = 0.5 \times V_{CCx}$	See 图 9-3				μS
V _{PORF}	Voltage trip point of POR on falling V _{CC}		0.767		1.144	V
V _{PORR}	Voltage trip point of POR on rising V _{CC}		1.033		1.428	V

(1) $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)


Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance. $\ 9-3$ and $\ 9-1$ provide more information on how to measure these specifications.

Submit Document Feedback



图 9-3. Glitch Width And Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. 89-4 and 89-4 provide more details on this specification.





10 Device and Documentation Support

10.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 6-Apr-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCA9538DB	ACTIVE	SSOP	DB	16	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD538	Samples
PCA9538DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD538	Samples
PCA9538DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD538	Samples
PCA9538DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9538	Samples
PCA9538DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9538	Samples
PCA9538PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD538	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9538DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
PCA9538DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9538DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
PCA9538PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9538PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 6-Apr-2022



*All dimensions are nominal

7 til diffictiolorio die fiorifitat							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9538DBR	SSOP	DB	16	2000	853.0	449.0	35.0
PCA9538DGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
PCA9538DWR	SOIC	DW	16	2000	350.0	350.0	43.0
PCA9538PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
PCA9538PWR	TSSOP	PW	16	2000	853.0	449.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCA9538DB	DB	SSOP	16	80	530	10.5	4000	4.1
PCA9538DW	DW	SOIC	16	40	506.98	12.7	4826	6.6



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司