15867339858

www.ti.com

SBVS085H-JANUARY 2007-REVISED JUNE 2012

LOW-QUIESCENT-CURRENT PROGRAMMABLE-DELAY SUPERVISORY CIRCUIT

Check for Samples: TPS3808-Q1

FEATURES

- Qualified for Automotive Applications
- Power-On Reset Generator With Adjustable Delay Time: 1.25 ms to 10 s
- Very Low Quiescent Current: 2.4 μA Typ
- High Threshold Accuracy: 0.5% Typ
- Fixed Threshold Voltages for Standard Voltage Rails From 1.2 V to 5 V and Adjustable Voltage Down to 0.4 V Are Available
- Manual Reset (MR) Input
- Open-Drain RESET Output
- Temperature Range: –40°C to 125°C
- Small SOT-23 Package


APPLICATIONS


- DSP or Microcontroller Applications
- Notebook/Desktop Computers
- PDAs/Hand-Held Products
- Portable/Battery-Powered Products
- FPGA/ASIC Applications

DESCRIPTION

The TPS3808 microprocessor supervisory circuits monitor system voltages from 0.4 V to 5 V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and MR return above their thresholds.

The TPS3808 uses a precision reference to achieve 0.5% threshold accuracy for $V_{\text{IT}} \leq 3.3$ V. The reset delay time can be set to 20 ms by disconnecting the C_{T} pin, 300 ms by connecting the C_{T} pin to V_{DD} using a resistor, or can be user adjusted between 1.25 ms and 10 s by connecting the C_{T} pin to an external capacitor. The TPS3808 has a very low typical quiescent current of 2.4 μ A, so it is well suited to battery-powered applications. It is available in a small SOT-23 package and is fully specified over a temperature range of -40°C to 125°C (T_J).







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



15867339858

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

TJ	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE (V _{IT})	PACK	(AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	A divistable	0.405.\/	SON - DRV	Reel of 3000	TPS3808G01QDRVRQ1	PSJQ
	Adjustable	0.405 V	SOT-23 - DBV	Reel of 3000	TPS3808G01QDBVRQ1	BAZ
	1.25 V	1.16 V			TPS3808G125QDBVRQ1	QWZ
	1.2 V	1.12 V			TPS3808G12QDBVRQ1	CEM
-40°C to 125°C	1.5 V	1.4 V			TPS3808G15QDBVRQ1	OFR
	1.8 V	1.67 V	SOT-23 - DBV	Reel of 3000	TPS3808G18QDBVRQ1	OBZ
	3 V	2.79 V			TPS3808G30QDBVRQ1	AVP
	3.3 V	3.07 V	1		TPS3808G33QDBVRQ1	AVQ
i	5 V	4.65 V	1		TPS3808G50QDBVRQ1	CEL

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted)(1)

	stating junction temperature is			1			
V_{DD}	Input voltage range	–0.3 V to 7 V					
V_{CT}	C _T voltage range	C _T voltage range					
V _{MR} , V _{RESET} , V _{SENSE}	MR, RESET, SENSE voltage ra	-0.3 V to 7 V					
I _{RESET}	RESET pin current			5 mA			
T_{J}	Operating junction temperature	-40°C to 150°C					
T _{stg}	Storage temperature range			−65°C to 150°C			
		Human-Body Model (HBM)		2 kV			
		Charried Daviss Madel (CDM)	TPS3808GXX	500 V			
ESD	Electrostatic discharge rating	Charged-Device Model (CDM)	TPS3808G125QDBVRQ1	1000 V			
		Machine Model (MM), TPS3808G01QDRVRQ1,TPS3808	50 V				

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the *Electric Characteristics* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽²⁾ Due to the low dissipated power in this device, it is assumed that $T_J = T_A$.



1 000 / 33 / 600

ELECTRICAL CHARACTERISTICS


 $1.8~V \le V_{DD} \le 6.5~V,~R_{LRESET} = 100~k\Omega,~C_{LRESET} = 50~pF,~over~operating~temperature~range~(T_J = -40^{\circ}C~to~125^{\circ}C)~(unless~otherwise~noted),~typical~values~at~T_J = 25^{\circ}C$


	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range			1.8		6.5	V
	Owner to a comment (factor) (and a)	$V_{DD} = 3.3 \text{ V}, \overline{\text{RESET}}$	not asserted, MR, RESET, C _T open		2.4	5	
I _{DD}	Supply current (into V _{DD} pin)	$V_{DD} = 6.5 \text{ V}, \overline{\text{RESET}}$	$V_{DD} = 6.5 \text{ V}, \overline{RESET} \text{ not asserted, } \overline{MR}, \overline{RESET}, C_T \text{ open}$				μA
.,		1.3 V ≤ V _{DD} < 1.8 V, I	_{OL} = 0.4 mA			0.3	.,
V_{OL}	Low-level output voltage	$1.8 \text{ V} \le \text{V}_{DD} \le 6.5 \text{ V}, \text{ I}$	OL = 1 mA			0.4	V
	Power-up reset voltage ⁽¹⁾	V_{OL} (max) = 0.2 V, I $_{F}$	RESET = 15 µA			0.8	V
		TPS3808G01		-2	±1	+2	
		V _{IT} ≤ 3.3 V		-1.5	±0.5	+1.5	
V_{IT}	Negative-going input threshold accuracy	3.3 V < V _{IT} ≤ 5 V		-2	±1	+2	%
	threshold accuracy	V _{IT} ≤ 3.3 V		-1.25	±0.5	+1.25	
		3.3 V < V _{IT} ≤ 5 V	$-40^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$	-1.5	±0.5	+1.5	
		TPS3808G01			1.5	3	
V_{HYS}	Hysteresis on V _{IT} pin	-40°C < T _J < 85°C		1	2	%V _{IT}	
					1	2.5	
R _{MR}	MR internal pullup resistance	V _{SENSE} = V _{IT}		70	90		kΩ
	Leaved asserted OFNOF all	TPS3808G01		-25		25	nA
ISENSE	Input current at SENSE pin	V _{SENSE} = 6.5 V			1.7		μΑ
I _{OH}	RESET leakage current	$V_{\overline{RESET}} = 6.5 \text{ V}, \overline{RES}$	ET not asserted			300	nA
<u></u>	Innut conscitones, ony nin	C _T pin	$V_{IN} = 0 V to V_{DD}$		5		~_
C _{IN}	Input capacitance, any pin	Other pins	V _{IN} = 0 V to 6.5 V		5		pF
V_{IL}	MR logic low input			0		0.3 V _{DD}	V
V _{IH}	MR logic high input			0.7 V _{DD}		V_{DD}	V
	Mandana da antana da a	SENSE	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		20		
t _w	Maximum transient duration	MR	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		0.001		μs
		C _T = Open		12	20	28	
		$C_T = V_{DD}$]	180	300	420	ms
t _d	RESET delay time	C _T = 100 pF	See timing diagram		1.25	1.75	
		C _T = 180 nF		0.7	1.2	1.7	s
	Propagation delay	MR to RESET	$V_{IH} = 0.7 \ V_{DD}, \ V_{IL} = 0.3 \ V_{DD}$		150		ns
t _{pHL}	High-level to low-level RESET delay	SENSE to RESET	V _{IH} = 1.05 V _{IT} , V _{IL} = 0.95 V _{IT}		20		μs
θ_{JA}	Thermal resistance, junction to ambient				290		°C/W

⁽¹⁾ Power-up reset voltage is the lowest supply voltage (V_{DD}) at which \overline{RESET} becomes active $(t_{rise(VDD)} \ge 15 \ \mu s/V)$.


www.ti.com

FUNCTIONAL BLOCK DIAGRAMS





PIN ASSIGNMENTS





PIN FUNCTIONS

PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
RESET	1	Reset. This is an open-drain output that is driven to a low impedance state when $\overline{\text{RESET}}$ is asserted (either the SENSE input is lower than the threshold voltage (V _{IT}) or the $\overline{\text{MR}}$ pin is set to a logic low). $\overline{\text{RESET}}$ remains low (asserted) for the reset period after both SENSE is above V _{IT} and $\overline{\text{MR}}$ is set to a logic high. A pullup resistor from 10 k Ω to 1 M Ω should be used on this pin, and allows the reset pin to attain voltages higher than V _{DD} .					
GND	2	Ground					
MR	3	Manual reset. Driving this pin low asserts RESET. MR is internally tied to V _{DD} by a 90-kΩ pullup resistor.					
C _T	4	Reset period programming. Connecting this pin to V _{DD} through a 40-kΩ to 200-kΩ resistor or leaving it open results in fixed delay times (see <i>Electrical Characteristics</i>). Connecting this pin to a ground referenced capacitor ≥ 100 pF gives a user-programmable delay time.					
SENSE	5	Voltage sense. This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage (V_{IT}) , \overline{RESET} is asserted.					
V_{DD}	6	Supply voltage. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.					






Figure 1. $\overline{\mbox{MR}}$ and SENSE Reset Timing Diagram

TRUTH TABLE

MR	SENSE > V _{IT}	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н

15867339858

www.ti.com

TYPICAL CHARACTERISTICS

At $T_J = 25$ °C, $V_{DD} = 3.3$ V, $R_{LRESET} = 100$ k Ω , and $C_{LRESET} = 50$ pF (unless otherwise noted)




Figure 2.





Figure 3.

NORMALIZED RESET TIMEOUT PERIOD






Figure 4.

MAXIMUM TRANSIENT DURATION AT SENSE vs SENSE THRESHOLD OVERDRIVE VOLTAGE




Figure 5.



-50

-30 -10

10

CRVS02511 JANUARY 2007-REVISED JUNE 2012

TYPICAL CHARACTERISTICS (continued)

At $T_J = 25$ °C, $V_{DD} = 3.3$ V, $R_{LRESET} = 100$ k Ω , and $C_{LRESET} = 50$ pF (unless otherwise noted)

NORMALIZED SENSE THRESHOLD VOLTAGE (V_{IT}) vs TEMPERATURE 1.0 0.8 0.6 0.4 0.2 0.2 0.2 0.4 -0.6 -0.8 -1.0

RESET CURRENT 4.5 4.0 96 3.5 2.5 2.0 1.5 1.0 0.5

LOW-LEVEL RESET VOLTAGE

Temperature (°C) **Figure 6.**

50 70

110

30

RESET Current (mA)

Figure 7.

2.0

2.5

3.0

3.5

4.0

LOW-LEVEL RESET VOLTAGE


0

0

0.5

1.0

1.5



NSTRUMENTS

DEVICE OPERATION

The TPS3808 microprocessor supervisory product family is designed to assert a RESET signal when either the SENSE pin voltage drops below VIT or the manual reset (MR) is driven low. The RESET output remains asserted for a user-adjustable time after both the manual reset (MR) and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82 V to 3.3 V or from 4.4 V to 5.0 V, while the TPS3808G01 can be set to any voltage above 0.405 V using an external resistor divider. Two preset delay times are also user-selectable: connecting the C_T pin to V_{DD} results in a 300ms reset delay, while leaving the C_T pin open yields a 20-ms reset delay. In addition, connecting a capacitor between C_T and GND allows the designer to select any reset delay period from 1.25 ms to 10 s.

SENSE Input

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below VIT, RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and deassertions. It is good analog design practice to put a 1-nF to 10-nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3808G01 can be used to monitor any voltage rail down to 0.405 V using the circuit shown in Figure 9.




Figure 9. Using the TPS3808G01 to Monitor a User-Defined Threshold Voltage

Manual Reset (MR) Input

The manual reset (\overline{MR}) input allows a processor or other logic circuits to initiate a reset. A logic low (0.3 V_{DD}) on MR causes RESET to assert. After MR returns to a logic high and SENSE is above its reset threshold, RESET is deasserted after the user-defined reset delay expires. Note that \overline{MR} is internally tied to V_{DD} using a 90-k Ω resistor, so this pin can be left unconnected if MR is not used.

Refer to Figure 10 for how MR can be used to monitor multiple system voltages. Note that if the logic signal driving MR does not go fully to V_{DD}, there will be some additional current draw into V_{DD} as a result of the internal pullup resistor on MR. To minimize current draw, a logic-level FET can be used as shown in Figure 11.




Figure 10. Using MR to Monitor Multiple System Voltages






Figure 11. Using an External MOSFET to Minimize I_{DD} When MR Signal Does Not Go to V_{DD}

Selecting the Reset Delay Time

The TPS3808 has three options for setting the \overline{RESET} delay time as shown in Figure 12. Figure 12a shows the configuration for a fixed 300-ms typical delay time by tying C_T to V_{DD} ; a resistor from 40 k Ω to 200 k Ω must be used. Supply current is not affected by the choice of resistor. Figure 12b shows a fixed 20-ms delay time by leaving the C_T pin open. Figure 12c shows a ground referenced capacitor connected to C_T for a user-defined program time between 1.25 ms and 10 s.

The capacitor C_T should be \geq 100 pF nominal value in order for the TPS3808 to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_{T}(nF) = [t_{D}(s) - 0.5 \times 10^{-3}(s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the external capacitor to 1.23 V. When a RESET is asserted, the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such as a ceramic should be used and that stray capacitance around this pin may cause errors in the reset delay time.

Immunity to SENSE Pin Voltage Transients

The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive, as shown in the *Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage* graph (Figure 5) in the Typical Characteristics section.




Figure 12. Configuration Used to Set the RESET Delay Time



4			Z	7	4	9			
	O	ō	O		5	1-5	7		O

www.ti.com

REVISION HISTORY

CI	changes from Revision G (November, 2010) to Revision H	Page
•	Changed I _{SENSE} from µA to nA	3





13-Apr-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS3808G01QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G01QDRVRQ1	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS3808G125QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G12QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G18QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G30QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G33QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TPS3808G50QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





15867339858

13-Apr-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3808G01-Q1, TPS3808G12-Q1, TPS3808G125-Q1, TPS3808G18-Q1, TPS3808G30-Q1, TPS3808G33-Q1, TPS3808G50-Q1:

Catalog: TPS3808G01, TPS3808G12, TPS3808G125, TPS3808G18, TPS3808G30, TPS3808G33, TPS3808G50

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION


www.ti.com 1-Jun-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3808G01QDRVRQ1	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS3808G125QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 15867339858 1-Jun-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3808G01QDRVRQ1	SON	DRV	6	3000	210.0	185.0	35.0
TPS3808G125QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



4206925/E 10/10

15867339858

(S-PWSON-N6)PLASTIC SMALL NO-LEAD OUTLINE 2,10 1,90 2,10 1,90 PIN 1 INDEX AREA 0,80 0,70 0,20 REF. 0,08 SEATING PLANE <u>0,05</u> <u>0,00</u> $6X \frac{0,30}{0,20}$ $-6X \frac{0,35}{0,25}$ EXPOSED THERMAL PAD 0,65

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



15867339858

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.

