

VDS	RDS(on)	ID@25℃
650V	60mΩ	29A

#### Applications:

- Solar Inverters
- Switch Mode Power Supplies
- High Voltage DC/DC Converters
- EV Charging
- Motor Drives

#### Features:


- High Blocking Voltage with Low On-Resistance
- High Speed Switching with Low Capacitances
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness

#### Benefits:

- Higher System Efficiency
- Reduced Cooling Requirements
- Increased Power Density
- Increased System Switching Frequency

#### Ordering Information

Part Number	Package	Marking	Packing	Qty.
RSM065060Z	TO-247-4	RSM065060Z	Tube	30 PCS



#### Maximum Ratings (TJ= 25℃ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
VDSmax	Drain - Source Voltage	650	V	VGS=0V, ID =100μA	
VGSmax	Gate - Source Voltage	-8/+20	V	Absolute maximum values	
VGSop	Gate - Source Voltage	-4/+18	V	Recommended operational values	
ID	Continuous Drain Current	29 20	A	VGS=18V, TC =25℃ VGS=18V, TC =100℃	
ID(pulse)	Pulsed Drain Current	99	A	Pulse width tp limited by TJmax	
PD	Power Dissipation	150	W	TC =25℃, TJ =175℃	
TL	Solder Temperature	260	℃		
TJ, Tstg	Operating Junction and Storage Temperature	-40 to +175	℃		

**Electrical Characteristics** (TJ= 25°C unless otherwise specified)



Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
V(BR)DSS	Drain-Source Breakdown Voltage	650			V	VGS=0V, ID =100μA	
VGS(th)	Gate Threshold Voltage	1.8	2.6	4.0	V	VGS= VDS, IDS=5mA, TC =25°C	
			1.8		V	VGS= VDS, IDS=5mA, TC =175°C	
IDSS	Zero Gate Voltage Drain Current		1	50	μA	VDS= 650V, VGS=0V	
IGSS	Gate-Source Leakage Current		10	250	nA	VGS=18V, VDS= 0V	
RDS(on)	Drain-Source on-state Resistance		60	79	mΩ	VGS=18V, ID =13.2A, TC =25°C	
			75			VGS=18V, ID =13.2A, TC =175°C	
Ciss	Input Capacitance		830		pF	VGS=0V, VDS=400 V, f=1MHz, VAC=25 mV	
Coss	Output Capacitance		82				
Crss	Reverse Transfer Capacitance		14				
EON	Turn-On Switching Energy		140		μJ	VDS =400V, VGS =-4/18V, ID = 13.2A, RG(ext) = 2.5Ω, L= 200μH	
EOFF	Turn-Off Energy		52				
td(on)	Turn-On Delay Time		8		ns	VDS =400V, VGS =-4/18 V ID = 13.2A, RG(ext) =2. 5 Ω , RL =30Ω	
tr	Rise Time		9				
td(off)	Turn-Off Delay Time		21				
tf	Fall Time		8				
RG(int)	Internal Gate Resistance		6		Ω	f=1 MHz, VAC=25mV	
Qgs	Gate to Source Charge		13		nC	VDS=400V, VGS=-4/18V ID = 13.2A	
Qgd	Gate to Drain Charge		12		nC		
Qg	Total Gate Charge		50				

**Reverse Diode Characteristics** (T<sub>J</sub>= 25°C unless otherwise specified)

Symbol	Parameter	Typ.	Max	Unit	Test Conditions	Note
VSD	Diode Forward Voltage	4.2		V	V <sub>GS</sub> =-4V, I <sub>SD</sub> = 6.6 A, T <sub>J</sub> = 25°C	
		3.8		V	V <sub>GS</sub> =-4V, I <sub>SD</sub> = 6.6 A, T <sub>J</sub> = 175°C	
I <sub>S</sub>	Continuous Diode Forward Current		23	A	V <sub>GS</sub> =-4V, T <sub>C</sub> = 25°C	
t <sub>rr</sub>	Reverse Recovery time	28		ns	I <sub>SD</sub> = 13.2 A, V <sub>R</sub> = 400V	
Q <sub>rr</sub>	Reverse Recovery Charge	47		nC		
I <sub>rrm</sub>	Peak Reverse Recovery Current	3		A		

**Thermal Characteristics** (T<sub>J</sub>= 25°C unless otherwise specified)

Symbol	Parameter	Typ.	Unit	Test Conditions	Note
R <sub>θJC</sub>	Thermal Resistance from Junction to Case	0.99	°C/W		
R <sub>θJA</sub>	Thermal Resistance From Junction to Ambient	40			

**Typical Feature Curve**

Figure 1. Output Characteristics T<sub>J</sub> = -40°C

Figure 2. Output Characteristics T<sub>J</sub> = 25°C




Figure 3. Output Characteristics  $T_j = 175^\circ\text{C}$




Figure 4. Normalized On-Resistance vs. Temperature




Figure 5. Body Diode Characteristic at  $-40^\circ\text{C}$




Figure 6. Body Diode Characteristic at  $25^\circ\text{C}$




Figure 7. Body Diode Characteristic at  $175^\circ\text{C}$




Figure 8. Threshold Voltage vs. Temperature






Figure 9. 3rd Quadrant Characteristic at  $-40^\circ\text{C}$




Figure 10. 3rd Quadrant Characteristic at  $25^\circ\text{C}$




Figure 11. 3rd Quadrant Characteristic at  $175^\circ\text{C}$




Figure 12. Capacitances vs. Drain-Source Voltage (0 - 200V)






Figure 13. Capacitances vs. Drain-Source Voltage (0 - 650V)

**Package outline drawing**(TO-247-4 Unit: mm )

**RECOMMENDED LAND PATTERN**


UNIT:mm

	MIN	NOM	MAX
A	4.80	5.00	5.20
A1	2.25	2.40	2.45
A2	1.85	2.00	2.15
b	1.05	1.20	1.35
b1	1.00	1.30	1.60
b2	2.35	2.65	2.95
c	0.50	0.60	0.70
D	22.34	22.54	22.74
D1	16.00	16.50	17.00
D2	0.97	1.17	1.37
e	2.34	2.54	2.74
e1	4.88	5.08	5.28
E	15.60	15.80	16.00
E1	13.50	14.00	14.50
E2	4.80	5.00	5.20
L	18.08	18.38	18.68
L1	2.38	2.58	2.78
p	3.50	3.60	3.70
p1	6.60	6.80	7.00
Q	6.00	6.15	6.30
S	6.00	6.15	6.30

**Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the specifications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others.Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warranties for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

**Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life, c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.