

GPC74PXXXC

4-bit Speech with SPU

Jul. 30, 2021

Version 1.3

Table of Contents

	<u>PAGE</u>
1 GPC74PXXXC SERIES.....	3
2 GENERAL DESCRIPTION.....	3
3 BLOCK DIAGRAM.....	3
4 FEATURES	3
5 APPLICATION FIELD	3
6 SIGNAL DESCRIPTION.....	4
6.1 PACKAGE PAD ASSIGNMENT	5
7 FUNCTION DESCRIPTION.....	6
7.1 CPU	6
7.2 MEMORY.....	6
7.3 CLOCK SOURCE	6
7.4 LOW VOLTAGE RESET	6
7.5 INTERRUPT	6
7.6 SPU.....	6
7.7 PWM	6
7.8 SLEEP MODE, WAKEUP AND WATCHDOG	6
7.9 I/O	6
8 ELECTRICAL SPECIFICATIONS.....	7
8.1 DC CHARACTERISTICS (VDD = 3/4.5V, TA = 25°C).....	7
8.2 INTERNAL FREQUENCY (FOSC) AND VDD	9
8.3 INTERNAL FREQUENCY (FOSC) AND TEMPERATURE	9
8.4 OPERATING CURRENT (IOP) AND VDD.....	10
9 APPLICATION CIRCUITS	11
9.1 LIGHT LOADING AND CIRCUIT WITHOUT NOISE.....	11
9.2 HEAVY LOADING OR CIRCUIT WITH NOISE	12
10 PACKAGE/PAD LOCATIONS	13
10.1 ORDERING INFORMATION	13
10.2 PACKAGE INFORMATION	14
11 DISCLAIMER.....	15
12 REVISION HISTORY	16

4-BIT SPEECH WITH SPU

1 GPC74PXXXC SERIES

Product No.	GPC74P340C	GPC74P170C	GPC74P080C	GPC74P048C
OTP density (KWord)	680	340	160	96
Dedicated IOs	eleven IOs + one input (with pull low resistor)	seven IOs + one input (with pull low resistor)	seven IOs + one input (with pull low resistor)	seven IOs + one input (with pull low resistor)


Product No.	GPC74P032C	GPC74P016C	GPC74P008C
OTP density (KWord)	64	32	16
Dedicated IOs	three IOs + one input (with pull low resistor)	three IOs + one input (with pull low resistor)	three IOs + one input (with pull low resistor)

2 GENERAL DESCRIPTION

GPC74PXXXC, a 4-bit sound controller, is architected with a four-channel SPU for MIDI playback, a 4-bit RISC CPU, a 14-bit PWM, three or seven or eleven IOs, one input (with pull low resistor), 256-nibble RAM, and OTP with density of 680K/340K/160K/96K/64K/32K/16K x 12-bit of memory space. The operating voltage ranges from 2.0V through 5.5V and operating speed is 1M/2MHz, configurable through inner oscillator. Other features include Low Voltage Reset, IR carry output, Watchdog, five interrupt sources with two Time-bases, etc.

*4 IOC[3:0] is for GPC74P340C only

3 BLOCK DIAGRAM



*1. No regulator available in GPC74P080C/ GPC74P048C

*2.*3 IOA[3] and IOB[2:0] are for GPC74P340C/ GPC74P170C/ GPC74P080C/ GPC74P048C only

4 FEATURES

- 4-bit RISC CPU
- CPU Clock: 1M/2M Hz.
- Operating Voltage: 2.0V - 5.5V
- Regulator built-in with input voltage: 2.0~5.5V, output voltage: 2.0~3.0V
- IO: IOA, IOB, IOC, IOH3 Operating Voltage: 2.0V - 5.5V
- 256 nibbles SRAM
- 14-bit PWM driver for driving speaker directly
- 680K/ 340K/ 160K/ 96K/ 64K/ 32K/ 16K x12-bit OTP
- Standby mode for power savings
- Five interrupt sources with two Time-bases
- Four-channel Sound Processing Unit (SPU) supports MIDI playback
- Three/Seven/Eleven general IOs (bit programmable), one input pin with pull low resistor
- Key wakeup function
- Low voltage reset
- Watchdog


5 APPLICATION FIELD

- Talking instrument controller
- General Music Synthesizer
- Toy controller
- Intelligent toy controller
- And more


6 SIGNAL DESCRIPTION

PIN Name	Type	Description
IOA[3 : 0]	I/O	IOA[3 : 0] is a bi-directional I/O port, can be wakeup I/O (Body Option). 1Mohm 200K feedback Pull Low resistor IOA2 shares pad with External Interrupt Input(Body Option), also shares with SDA of serial interface. IOA1 shares pad with IR Output(Body Option), also shares with SCK of serial interface. IOA0 shares pad with Reset Input, (Body Option)
IOB[2 : 0]	I/O	IOB[2 : 0] is a bi-directional I/O port, can be wakeup I/O (Body Option). 1Mohm 200K feedback Pull Low resistor IOB2 shares pad with External Interrupt Input,(Body Option) IOB1 shares pad with IR Output, (Body Option) IOB0 shares pad with Reset Input, (Body Option)
IOC[3 : 0]	I/O	IOC[3 : 0] is a bi-directional I/O port, can be wakeup I/O (Body Option). 1Mohm 200K feedback Pull Low resistor IOC2 shares pad with External Interrupt Input(Body Option) IOC1 shares pad with IR Output(Body Option) IOC0 shares pad with Reset Input, (Body Option)
AUDP AUDN	O	PWM audio output
VDDIO	P	Power supply voltage input
VSS	G	Ground reference
VPP/IOH3	P/I	IOH3 : input port with pull low resistor & wakeup capability (body option) VPP : OTP program power input
REGOUT	P	3.3V regulator output for core power, this pad only available on GPC74P032C/GPC74P016C/GPC74P008C 1.95V regulator output for core power, this pad only available on GPC74P340C/GPC74P170C

6.1 Package Pad Assignment




SOP8



SOP16

SOP16 isn't supported in GPC74P340C/032C/016C/008C



74P340C-S16

7 FUNCTION DESCRIPTION

7.1 CPU

GPC74PXXXC features a 4-bit RISC CPU which executes the 12-bit instruction set with total of 72 instructions available, 7 stacks managed by 3-bit stack pointer, three DPRs(Data Pointer to read ROM) sharing stack 4 ~ 6, and 8 VPRs(Voice Data Pointer) for SPU.

7.2 Memory

7.2.1 SRAM

There are 256 nibbles of SRAM, grouped into 4 banks. Each bank has 64 nibbles and supports index mode to read/write its content addressed by TXR.

7.2.2 OTP

One Time Programming (OTP) memory is featured in GPC74PXXXC with memory density of 680K/ 340K/ 160K/ 96K/ 64K/ 32K/ 16K x 12-bit.

7.3 Clock Source

Clock source is an inner resistance oscillator with CPU clock options of 1MHz or 2MHz

7.4 Low Voltage Reset

With the LVR function, a reset signal is generated to reset system when the operating voltage drops below LVR level.

7.5 Interrupt

An interrupt is a special event request to microcontroller. When it occurs, the corresponding interrupt will activate and direct the program code to execute the respective functions. The GPC74PXXXC has five interrupt sources. Please refer to programming guide for more details.

7.5.1 Timebase

There are two Time-base, TB1/TB2, generated by system clock. The interval of TB1 is allowed up to 1ms and TB2 is up to 2ms.

7.6 SPU

Four-channel SPU supports MIDI playback with A3400Pro-like decode or PCM format and each channel has an 8-bit envelop control.

7.7 PWM

The PWM module is a 14-bit PWM driver to drive speaker directly.

7.8 Sleep Mode, Wakeup and Watchdog

7.8.1 Sleep mode and wakeup

Sleep mode or known as power down mode is an operating state that requires an extremely low power consumption to maintain the system in active. The sleep mode is particularly useful for the application areas where the system is required to constantly maintain its basic functionality and where the power capacity is limited. GPC74PXXXC will enter sleep mode when SLEEP instruction is executed and can be waked up by interrupt or key change. CPU will continue to execute the program from where it entered sleep mode.

7.8.2 Watchdog Reset

A watchdog reset is a reset signal that is generated to reset the entire system when watchdog counter is overflow. In case when the program code has been running into an unknown state and without the watchdog signal being cleared for a certain period of time, watchdog function automatically generates a reset signal pulling the system back from unknown state.

7.9 I/O

GPC74PXXXC features 3-bit or 7-bit or 11-bit programmable IOs with wakeup capability and 1-bit input port with pull low resistor & wakeup capability. These IOs normally support input with floating or pull-low and output options. In addition to the ordinary I/O function, some IO ports have special functions. The following table summarizes the special functions for these IOs.

Special Function in Port

Port	Special Function	Function Description	Note
IOA0/IOB0/IOC0	Key Reset	Key reset pin selected by code option	
IOA1/IOB1/IOC1	IROUT	IR carry output selected by code option	
IOA2/IOB2/IOC2	EXT INT	External interrupt input selected by code option	

8 ELECTRICAL SPECIFICATIONS

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 7.0V
Input Voltage Range	V_{IN}	(VSS-0.3V) to ($V_+ + 0.3V$)
Operating Temperature	T_A	0°C to +70°C
Storage Temperature	T_{STO}	-50°C to +150°C


Note: Stresses beyond those given in the Absolute Maximum Rating table may cause permanent damage to the device. For normal operational conditions, see DC Electrical Characteristics.

8.1 DC Characteristics (VDD = 3/4.5V, TA = 25°C)


Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.0	-	5.5	V	
Operating Current	I_{OP}	-	1	-	mA	$F_{CPU} = 2MHz @ 3.0V$, PWM output off For GPC74P008C/GPC74P016C/GPC74P032C
		-	2.8	-	mA	$F_{CPU} = 2MHz @ 3.0V$, PWM output off For GPC74P048C/GPC74P080C
		-	1.6	-	mA	$F_{CPU} = 2MHz @ 3.0V$, PWM output off For GPC74P170C/GPC74P340C
		-	1.5	-	mA	$F_{CPU} = 2MHz @ 4.5V$, PWM output off For GPC74P008C/GPC74P016C/GPC74P032C
		-	3.0	-	mA	$F_{CPU} = 2MHz @ 4.5V$, PWM output off For GPC74P048C/GPC74P080C
		-	1.7	-	mA	$F_{CPU} = 2MHz @ 4.5V$, PWM output off For GPC74P170C/GPC74P340C
Standby Current	I_{STBY}	-	-	5	uA	VDD = 3.0V
		-	-	5	uA	VDD = 4.5V
GPIO Input High Level (IOA, IOB, IOH3)	V_{IH}	0.5VDD	-	-	V	VDD = 4.5V
GPIO Input Low Level (IOA, IOB, IOH3)	V_{IL}	-	-	0.5VDD	V	VDD = 4.5V
Output High Current (IOA, IOB)	I_{OH}	-	10	-	mA	VDD = 3.0V, $V_{OH} = 0.7 \times VDD$
		-	20	-	mA	VDD = 4.5V, $V_{OH} = 0.7 \times VDD$
Output Low Current (Normal)	I_{OL1}	-	10	-	mA	VDD = 3.0V, $V_{OL} = 0.3 \times VDD$
		-	20	-	mA	VDD = 4.5V, $V_{OL} = 0.3 \times VDD$
Output Low Current (High sink, by Body Option)	I_{OL2}	-	20	-	mA	VDD = 3.0V, $V_{OL} = 0.3 \times VDD$
		-	40	-	mA	VDD = 4.5V, $V_{OL} = 0.3 \times VDD$
Input Pull Low Resistor (IOA, IOB, IOH3)	R_{L1}	-	200	-	Kohm	VDD = 3.0V, IO = 0V
		-	100	-	Kohm	VDD = 4.5V, IO = 0V
Input Pull Low Resistor (IOA, IOB, IOH3)	R_{L2}	-	1000	-	Kohm	VDD = 3.0V, IO = 3.0V
		-	500	-	Kohm	VDD = 4.5V, IO = 4.5V
PWM Driver Current	I_{PWM}	-	180	-	mA	VDD = 3.0V, 8 Ohms load
		-	280	-	mA	VDD = 4.5V, 8 Ohms load
Frequency deviation by voltage drop	$\Delta F/F$	-1	-	+1	%	$\frac{F_{osc}(5.5v) - F_{osc}(2.4v)}{F_{osc}(3.0v)}$ $F_{CPU} = 2MHz$
Frequency lot deviation	$\Delta F/F$	-1	-	1	%	$\frac{F_{max}(3.0v) - F_{min}(3.0v)}{F_{max}(3.0v)}$

Characteristics	Symbol	Limit			Unit	Test Condition
		Min.	Typ.	Max.		
						F _{CPU} = 2MHz @ 3.0V (tentative)
		-1	-	1	%	$\frac{F_{\max(4.5v)} - F_{\min(4.5v)}}{F_{\max(4.5v)}}$ F _{CPU} = 2MHz @ 4.5V (tentative)


8.2 Internal Frequency (Fosc) and VDD



8.3 Internal Frequency (Fosc) and Temperature




8.4 Operating Current (Iop) and VDD



9 APPLICATION CIRCUITS


9.1 Light Loading and Circuit without Noise



PCB Layout Guidelines:

- *1. In general, VDD does not need to connect capacitor, but should reserve a place for capacitor (C1).
- *2,*3. IOA[3] and IOB[2:0] are only available in GPC74P048C/ GPC74P080C/ GPC74P170C/ GPC74P340C.
- *4. There is no REGOUT pad in GPC74P048C/ GPC74P080C.
- *5. IOC[3:0] is only available in GPC74P340C.

9.2 Heavy Loading or Circuit with Noise



PCB Layout Guidelines:

- *1. In voltage of 4.5V or higher voltage, VDD may be connected to VSS with 0.1uf capacitor (C1), and it may vary in different loadings.
- *2. At voltage lower than 4.5V, generally speaking, VDD doesn't need to connect capacitor, but please reserve a position for capacitor (C1).
- *3. If there is application with motor, VDD should be connected with C1, and REGOUT should be connected with C2. There's no REGOUT pad on GPC74P048C/ GPC74P080C.
- *4,*5. IOA[3] and IOB[2:0] are only available in GPC74P048C/ GPC74P080C/ GPC74P170C/ GPC74P340C.
- *6. IOC[3:0] is only available in GPC74P340C.

10 PACKAGE/PAD LOCATIONS**10.1 Ordering Information**


Product Number	Package Type
GPC74PXXXC-NnnV-C	Chip form
GPC74PXXXC-QS01X	Green Package –SOP8

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

10.2 Package Information

8-PIN SOP(150 mil)



SYMBOLS	MIN.	MAX.
A	0.053	0.069
A1	0.004	0.010
D	0.189	0.196
E	0.150	0.157
H	0.228	0.244
L	0.016	0.050
θ°	0	8

UNIT : INCH

11 DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

12 REVISION HISTORY

Date	Revision #	Description	Page
Jul. 30, 2021	1.3	Add new body GPC74P170C/GPC74P340C	3,3,5,6,7, 10,11,12
May 03, 2021	1.2	Add new body GPC74P048C/GPC74P080C	1,2,3,8,4, 9
Sep. 29, 2020	1.1	Add new body GPC74P032C/GPC74P016C	3
Jul. 13, 2020	1.0	Release to version 1.0	15
Mar. 23, 2020	0.1	Preliminary Version	13