

High Efficiency 1MHz Synchronous Step Down DC/DC Converter

Description

The FP6359 is a high efficiency, 1MHz switching frequency and pulse width modulation (PWM) synchronous DC-DC step-down converter that provides wide 2.7V to 6V input voltage range and 3A peak load current capability. The 100% duty cycle feature provides low dropout operation, extending battery life in portable systems.

The internal synchronous switch increases efficiency and eliminates the need for external Schottky diode. At shutdown mode, the input supply current is less than 1 μ A.

The current limit protection and on-chip thermal shutdown features provide protection against any combination of overload or ambient temperature.

Features

- Low $R_{DS(ON)}$ for Internal Switch (Top/Bottom): 95/75m Ω
- 2.7V-6V Input Voltage Range
- 3A Peak Load Current Capability
- Adjustable Output Voltage Down to 0.6V
- 1MHz Switching Frequency
- Internal Compensation Function
- Internal Soft-Start Limits the Inrush Current
- 100% Dropout Operation
- Input Under Voltage Lockout
- Power Good Indicator Output
- Cycle-by-Cycle Current Limit
- Over-Temperature Protection with Auto Recovery
- RoHS Compliant and Halogen Free
- Compact Package: SOT-23-6

Applications

- Set Top Box
- LCD TV
- Tablet
- Portable Equipment

Pin Assignments

S6 Package (SOT-23-6)





Figure 1. Pin Assignment of FP6359

Ordering Information

FP6359  Package Type
S6: SOT-23-6

SOT-23-6 Marking

Part Number	Product Code
FP6359S6	FU1

Typical Application Circuit




Figure 2. Schematic Diagram

VIN=5V, the recommended BOM list is as below.

V _{OUT}	C1	R1	R2	L1	C2
3.3V	10μF MLCC +0.1μF ceramic	453kΩ	100kΩ	2.2μH	22μF MLCC x2
2.5V	10μF MLCC +0.1μF ceramic	316kΩ	100kΩ	2.2μH	22μF MLCC x2
1.8V	10μF MLCC +0.1μF ceramic	200kΩ	100kΩ	1.8μH	22μF MLCC x2
1.5V	10μF MLCC +0.1μF ceramic	150kΩ	100kΩ	1.5μH	22μF MLCC x2
1.2V	10μF MLCC +0.1μF ceramic	100kΩ	100kΩ	1.5μH	22μF MLCC x2
1.05V	10μF MLCC +0.1μF ceramic	75kΩ	100kΩ	1.2μH	22μF MLCC x2

Table 1. Recommended Component Values

Functional Pin Description

Pin Name	Pin No.	Pin Function
EN	1	Enable control pin. Pull high to turn on the IC, and pull low to disable the IC. Don't leave this pin floating.
GND	2	Ground pin.
LX	3	Power switching node. Connect an inductor to the drains of internal high side PMOS and low side NMOS.
VIN	4	Power supply input pin. Placed input capacitors as close as possible from VIN to GND to avoid noise influence.
PG	5	Open drain power good output pin.
FB	6	Voltage feedback input pin. Connect FB and VOUT with a resistive voltage divider. This IC senses feedback voltage via FB and regulates it at 0.6V.

Block Diagram




Figure 3. Block Diagram of FP6359

Absolute Maximum Ratings ^(Note 1)

- VIN to GND ----- -0.3V to +6.5V
- LX to GND ----- -0.3V to $V_{IN}+0.3V$
- EN, FB, PG to GND ----- -0.3V to V_{IN}
- Junction Temperature Range ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to +150°C
- Package Thermal Resistance, (θ_{JA}) ^(Note 2)
 - SOT-23-6 ----- +250°C/W
- Package Thermal Resistance, (θ_{JC})
 - SOT-23-6 ----- +110°C/W

Note 1 : Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note 2 : θ_{JA} is measured at 25°C ambient with the component mounted on a high effective thermal conductivity 4-layer board of JEDEC-51-7. The thermal resistance greatly varies with layout, copper thickness, number of layers and PCB size.

Recommended Operating Conditions ^(Note 3)

- Supply Input Voltage ----- 2.7V to 6V
- Junction Temperature Range ----- -40°C to +125°C
- Ambient Temperature Range ----- -40°C to +85°C

Note 3 : The device is not guaranteed to function outside its operating conditions.

Electrical Characteristics

($V_{IN}=5V$, $T_A=25^{\circ}C$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.7		6	V
Shutdown Current	I_{SD}	EN=GND		0.1	1	μA
Supply Current	I_{DD}			5		mA
Feedback Reference Voltage	V_{REF}		0.591	0.6	0.609	V
FB Input Current	I_{FB}	$V_{FB}=V_{IN}$	-50		50	nA
P-Channel MOSFET On-Resistance ^(Note 4)	$R_{DS(ON),P}$			95		m Ω
N-Channel MOSFET On-Resistance ^(Note 4)	$R_{DS(ON),N}$			75		m Ω
P-Channel Current Limit ^(Note 4)	I_{LIM}		4			A
EN Rising Threshold	V_{ENH}		1.5			V
EN Falling Threshold	V_{ENL}				0.4	V
Input UVLO Threshold	V_{UVLO}				2.7	V
UVLO Hysteresis	V_{HYS}			0.2		V
Oscillation Frequency	F_{OSC}		0.8	1	1.2	MHz
Minimum ON Time				50		ns
Maximum Duty Cycle			100			%
Internal Soft Start Time	T_{SS}			1		ms
PG Rising Threshold	$V_{PG(H)}$	V_{FB} Rising		90		%
PG Sink Current	I_{PG}	$V_{PG}=0.1V$		1		mA
VOOUT Discharge Resistance				100		Ω
Thermal Shutdown Temperature ^(Note 4)	T_{SD}			150		$^{\circ}C$

Note 4 : Guarantee by design.

Typical Performance Curves

$V_{IN}=5V$, $V_{OUT}=1.2V$, $C1=10\mu F/0.1\mu F$, $C2=22\mu F \times 2$, $L1=1.5\mu H$, $T_A=+25^\circ C$, unless otherwise noted.

$V_{OUT}=1.2V$




Figure 4. Efficiency vs. Load Current

$V_{OUT}=1.8V$




Figure 5. Efficiency vs. Load Current

$V_{OUT}=3.3V$




Figure 6. Efficiency vs. Load Current




Figure 7. Feedback Voltage vs. Temperature

$I_{OUT}=0A$




Figure 8. Steady State Waveform

$I_{OUT}=2.5A$




Figure 9. Steady State Waveform

Typical Performance Curves (Continued)

$V_{IN}=5V$, $V_{OUT}=1.2V$, $C1=10\mu F//0.1\mu F$, $C2=22\mu F \times 2$, $L1=1.5\mu H$, $T_A=+25^\circ C$, unless otherwise noted.

$I_{OUT}=0A$




Figure 10. Power On through VIN Waveform

$I_{OUT}=2.5A$




Figure 11. Power On through VIN Waveform

$I_{OUT}=0A$




Figure 12. Power Off through VIN Waveform

$I_{OUT}=2.5A$




Figure 13. Power Off through VIN Waveform

$I_{OUT}=0A$




Figure 14. Power On through EN Waveform

$I_{OUT}=2.5A$




Figure 15. Power On through EN Waveform

Typical Performance Curves (Continued)

$V_{IN}=5V$, $V_{OUT}=1.2V$, $C1=10\mu F//0.1\mu F$, $C2=22\mu F \times 2$, $L1=1.5\mu H$, $T_A=+25^\circ C$, unless otherwise noted.

$I_{OUT}=0A$




Figure 16. Power Off through EN Waveform

$I_{OUT}=2.5A$




Figure 17. Power Off through EN Waveform

$I_{OUT}=0A$ to $2.5A$




Figure 18. Load Transient Waveform

Function Description

The FP6359 is a high efficiency, internal compensation and constant frequency current mode step-down synchronous DC/DC converter. It has integrated high-side (95mΩ, typ.) and low-side (75mΩ, typ.) power switches, and provides 3A peak load current. It regulates input voltage from 2.7V to 6V, and down to an output voltage as low as 0.6V.

Control Loop

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for superior load, line response, protection of the internal main switch and synchronous rectifier. The FP6359 switches at a constant frequency (1MHz) and regulates the output voltage. During each cycle, the PWM comparator modulates the power transferred to the load by changing the inductor peak current based on the feedback error voltage. During normal operation, the main switch is turned on for a certain time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. When the main switch is off, the synchronous rectifier will be turned on immediately and stay on until next cycle starts.

Enable

The FP6359 EN pin provides digital control to turn on/off the regulator. When the voltage of EN exceeds the threshold voltage, the regulator will start the soft start function. If the EN pin voltage is below the shutdown threshold voltage, the regulator will turn into the shutdown mode and the shutdown current will be smaller than 1μA. For auto start-up operation, connect EN to VIN.

Soft Start

The FP6359 employs internal soft start function to reduce input inrush current during start up. The internal soft start time will be 1ms.

Under Voltage Lockout

When the FP6359 is power on, the internal circuits will be held inactive until V_{IN} voltage exceeds the UVLO threshold voltage. And the regulator will be disabled when V_{IN} is below the UVLO threshold voltage. The hysteresis of the UVLO comparator is 200mV (typ).

Over Current Protection

The FP6359 over current protection function is implemented by using cycle-by-cycle current limit architecture. The inductor current is monitored by measuring the high-side MOSFET series sense resistor voltage. When the load current increases, the inductor current will also increase. When the peak inductor current reaches the current limit threshold, the output voltage will start to drop. When the over current condition is removed, the output voltage will return to the regulated value.

Short Circuit Protection

The FP6359 provides short circuit protection function to prevent the device damaged from short condition. When the short condition occurs and the feedback voltage drops lower than 40% of the regulation level, the oscillator frequency will be reduced to prevent the inductor current increasing beyond the current limit. In the meantime, the current limit will also be reduced to lower the short current. Once the short condition is removed, the frequency and current limit will return to normal.

Over Temperature Protection

The FP6359 incorporates an over temperature protection circuit to protect itself from overheating. When the junction temperature exceeds the thermal shutdown threshold temperature, the regulator will be shutdown. And the hysteresis of the over temperature protection is 30°C (typ).

PG Signal Output (PG)

PG pin is an open-drain output and requires a pull up resistor. PG is actively held low in soft-start, standby and shutdown. It is released when the output voltage rises above 90% of nominal regulation point.

Application Information

Output Voltage Setting

The output voltage V_{OUT} is set by using a resistive divider from the output to FB. The FB pin regulated voltage is 0.6V. Thus the output voltage is:

$$V_{OUT} = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$

Table 2 lists recommended values of R1 and R2 for most used output voltage.

Table 2 Recommended Resistance Values

V_{OUT}	R1	R2
3.3V	453k Ω	100k Ω
2.5V	316k Ω	100k Ω
1.8V	200k Ω	100k Ω
1.5V	150k Ω	100k Ω
1.2V	100k Ω	100k Ω

Place resistors R1 and R2 close to FB pin to prevent stray pickup.

Input Capacitor Selection


The use of the input capacitor is filtering the input voltage ripple and the MOSFETS switching spike voltage. Because the input current to the step-down converter is discontinuous, the input capacitor is required to supply the current to the converter to keep the DC input voltage. The capacitor voltage rating should be 1.25 to 1.5 times greater than the maximum input voltage. The input capacitor ripple current RMS value is calculated as:

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{D \times (1-D)}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

Where D is the duty cycle of the power MOSFET.

This function reaches the maximum value at $D=0.5$ and the equivalent RMS current is equal to $I_{OUT}/2$. The following diagram is the graphical representation of above equation.




A low ESR capacitor is required to keep the noise minimum. Ceramic capacitors are better, but tantalum or low ESR electrolytic capacitors may also suffice.

Output Capacitor Selection

The output capacitor is used to keep the DC output voltage and supply the load transient current. When operating in constant current mode, the output ripple is determined by four components:

$$V_{RIPPLE}(t) = V_{RIPPLE(C)}(t) + V_{RIPPLE(ESR)}(t) + V_{RIPPLE(ESL)}(t) + V_{NOISE}(t)$$

The following figures show the form of the ripple contributions.



Application Information (Continued)

$$V_{\text{RIPPLE(ESR)}} = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \text{ESR}$$


$$V_{\text{RIPPLE(ESL)}} = \frac{\text{ESL}}{L} \times V_{\text{IN}}$$

$$V_{\text{RIPPLE(C)}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{OSC}}^2 \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Where F_{OSC} is the switching frequency, L is the inductance value, V_{IN} is the input voltage, ESR is the equivalent series resistance value of the output capacitor, ESL is the equivalent series inductance value of the output capacitor and the C_{OUT} is the output capacitor.

Low ESR capacitors are preferred to use. Ceramic, tantalum or low ESR electrolytic capacitors can be used depending on the output ripple requirements. When using the ceramic capacitors, the ESL component is usually negligible.

It is important to use the proper method to eliminate high frequency noise when measuring the output ripple. The figure shows how to locate the probe across the capacitor when measuring output ripple. Remove the scope probe plastic jacket in order to expose the ground at the tip of the probe. It gives a very short connection from the probe ground to the capacitor and eliminates noise.




Inductor Selection

The output inductor is used for storing energy and filtering output ripple current. But the trade-off condition often happens between maximum energy storage and the physical size of the inductor. The first consideration for selecting the output inductor is to make sure that the inductance is large enough to keep the converter in the continuous current mode.

That will lower ripple current and result in lower output ripple voltage. The ΔI_L is inductor peak-to-peak ripple current:

$$\Delta I_L = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

The following diagram is an example to graphically represent ΔI_L equation.




A good compromise value between size and efficiency is to set the peak-to-peak inductor ripple current ΔI_L equal to 30% of the maximum load current. But setting the peak-to-peak inductor ripple current ΔI_L between 20%~50% of the maximum load current is also acceptable. Then the inductance can be calculated with the following equation:

$$\Delta I_L = 0.3 \times I_{\text{OUT(MAX)}}$$

$$L = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}} \times F_{\text{OSC}} \times \Delta I_L}$$

To guarantee sufficient output current, peak inductor current must be lower than the FP6359 high-side MOSFET current limit. The peak inductor current is shown as below:


$$I_{\text{PEAK}} = I_{\text{OUT(MAX)}} + \frac{\Delta I_L}{2}$$



Application Information (Continued)

Feedforward Capacitor Selection

Internal compensation function allows users saving time in design and saving cost by reducing the number of external components. The use of a feedforward capacitor C3 in the feedback network is recommended to improve transient response or higher phase margin.



For optimizing the feedforward capacitor, knowing the cross frequency is the first thing. The cross frequency (or the converter bandwidth) can be determined by using a network analyzer. When getting the cross frequency with no feedforward capacitor identified, the value of feedforward capacitor C3 can be calculated with the following equation:

$$C3 = \frac{1}{2\pi \times F_{CROSS}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2} \right)}$$

Where F_{CROSS} is the cross frequency.

To reduce transient ripple, the feedforward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and causes more ringing. In the other hand, if more phase margin is desired, the feedforward capacitor value can be decreased to push the cross frequency to lower region. In general, the feedforward capacitor range is between 10pF to 120pF.

PCB Layout Recommendation

The device's performance and stability are dramatically affected by PCB layout. It is recommended to follow these general guidelines shown as below:

1. Place the input capacitors and output capacitors as close to the device as possible. The traces which connect to these capacitors should be as short and wide as possible to minimize parasitic inductance and resistance.
2. Place feedback resistors close to the FB pin.
3. Keep the sensitive signal (FB) away from the switching signal (LX).
4. Multi-layer PCB design is recommended.







Figure 19. Recommended Layout Diagram

Outline Information



SOT-23-6 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
B	0.30	0.50
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.70
e	0.90	1.00
e1	1.80	2.00
L	0.30	0.60

Note : Followed From JEDEC MO-178-C.

Carrier Dimensions



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000

Life Support Policy

Fitipower's products are not authorized for use as critical components in life support devices or other medical systems.