



- Simple Driver Requirement
- Low On-resistance
- RoHS Compliant & Halogen-Free



BVDSS	100V
RDS(ON)Typ	5.3mΩ
ID	75A



Description

KE6801 is from Kingeavy innovated design and silicon process technology to achieve the lowest possible on- resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

Absolute Maximum Ratings@T_J=25°C(unless otherwise specified)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	100	V
VGS	Gate-Source Voltage	±20	V
ID@Tc=25°C	Drain Current, VGS @ 10V	75	A
ID@Tc=100°C	Drain Current, VGS @ 10V	35	A
IDM	Pulsed Drain Current ¹	150	A
PD@TA=25°C	Total Power Dissipation	2.1	W
PD@Tc=25°C	Total Power Dissipation	35	W
PD@Tc=100°C	Total Power Dissipation	14	W
EAS	Avalanche Energy, Single pulse ⁴	65	mJ
TSTG	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	150	°C

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-c	Maximum Thermal Resistance, Junction-case	3.5	°C/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient ₃	60	°C/W

Electrical Characteristics@T_j=25 °C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	100	-	-	V
RDS(ON)	Static Drain-Source On-Resistance ₂	V _{GS} =10V, I _D =20A	-	5.3	5.8	mΩ
		V _{GS} =4.5V, I _D =20A	-	7.3	10	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	2	3	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =20A	-	58	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =80V, V _{GS} =0V	-	-	1	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge	I _D =20A	-	64	-	nC
Q _{gs}	Gate-Source Charge	V _{DS} =50V	-	11	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =10V	-	16	-	nC
t _{d(on)}	Turn-on Delay Time	V _{DS} =50V	-	16	-	ns
t _r	Rise Time	I _D =1A	-	32	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =6Ω	-	52	-	ns
t _f	Fall Time	V _{GS} =10V	-	85	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	3643	-	pF
C _{oss}	Output Capacitance	V _{DS} =50V	-	1061	-	pF
Crss	Reverse Transfer Capacitance	f=1.0MHz	-	40	-	pF
R _g	Gate Resistance	f=1.0MHz	-	0.54	-	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ₂	I _S =10A, V _{GS} =0V	-	0.8	1.1	V
t _{rr}	Reverse Recovery Time	I _S =10A, V _R =50V	-	37.2	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	35	-	nC

Notes:

1.Pulse width limited by Max. junction temperature.

2.Pulse Test

3.Surface mounted on 1 in² 2oz copper pad of FR4 board, t <10sec ; 60°C/W when mounted on min. copper pad.

4.Starting T_j=25°C V_{dd}=50V, L=0.1mH, R_g=25Ω.




Figure 1. Output Characteristics




Figure 2. On-Resistance vs. ID




Figure 3. On-Resistance vs. VGS




Figure 4. Gate Threshold Voltage




Figure 5. Drain-Source On Resistance




Figure 6. Source-Drain Diode Forward




Figure 7. Capacitance




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Drain Current




Figure 11. Safe Operating Area




Figure 12. $R_{\theta JC}$ Transient Thermal Impedance

Marking Information



Package	TO-252	
XXXX	Part Number	
PP	Package Code	
Y	Year	F=2020 , G=2021,
WW	Weeks	Ex. 10/27=44weeks, 11/3=45weeks
FF	Wafer lot	Lot No.
A	Serial	Serial No.
Dot	First pin	

Package Outline : TO-252 : (mm)

