

Pin Configuration

SOP-8 (TOP VIEW)



YY: Year code
WW: Week code
PP: Production code

Ordering Information

Part number	Package	Top Mark	Shipping
LD5763K3GS	SOP-8	LD5763K3GS	2500 /tape & reel

The LD5763K3 is ROHS compliant/Green Packaged.


Protection Mode

Part number	VCC_OVP	OSCP	OPP	OCP	CS_OTP
LD5763K3	Auto-Restart	Auto-Restart	Auto-Restart	Auto-Restart	Auto-Restart

Pin Descriptions

PIN	NAME	FUNCTION
1	FB	Auxiliary voltage sense, output voltage protection and quasi resonant detection.
2	COMP	Voltage feedback pin. Connect a photo-coupler with it to close the control loop and achieve the regulation.
3	CS	Current sense pin, connect it to sense the MOSFET current
4	GND	Ground
5	OUT	Gate drive output to drive the external MOSFET
6	VCC	Supply voltage pin
7	NC	Unconnected Pin
8	HV	Connect this pin to line/ neutral of AC main voltage through a resistor to provide the startup current for the controller. If VCC voltage increase to trip the point of UVLO(on), this HV loop will be turned off to reduce the power loss on the startup circuit. An internal resistor divider between HV to GND pin will monitor AC line voltage to activate Brown-in/out function.

Block Diagram



Absolute Maximum Ratings

Supply Voltage VCC.....	-0.3V ~ 83V
HV.....	-0.3V ~ 690V
COMP, FB, CS.....	-0.3V ~ 6V
OUT.....	-0.3V ~ 20V
Maximum Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C ~ 150°C
Package Thermal Resistance (SOP-8, θ_{JA}).....	160°C/W
Power Dissipation (SOP-8, at Ambient Temperature = 85°C).....	250mW
Lead tempering (Soldering, 10sec).....	260°C
ESD Voltage Protection, Human Body Model (except HV Pin).....	2.5kV
ESD Voltage Protection, Machine Model (except HV Pin).....	250V
ESD Voltage Protection, Human Body Model (HV Pin).....	1kV
ESD Voltage Protection, Machine Model (HV pin).....	200V
Gate Output Current.....	+250mA/-500mA

Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

Note1: When COMP/CS/FB/OUT pin voltage <-0.3V~-0.7V, the time must be < 100ns.

Note2: When OUT pin voltage <-0.7V~-0.9V, the time must be < 20ns.

(The state of Note 1 & 2 simply happens when user's system is designed according to the application information.)

Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply VCC Voltage	10.5	55	V
HV resistor Value (AC Side)	20	110	k Ω
HV to GND Capacitor Value	--	300	pF
COMP Pin Capacitor	1	10	nF
CS Pin Capacitor Value	47	390	pF

Electrical Characteristics

(T_A = +25°C unless otherwise stated, VCC=15.0V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
High-Voltage Supply (HV Pin)						
High-Voltage Current Source	VCC < UVLO _(ON) , HV=500V	I _{HV}	2.5	3	3.5	mA
HV Discharge capability	HV=500V	I _{HV_DIS}	1.0	1.5	2.0	mA
HV Pin Brown-In Level	HV pin = half rectifier wave increase	V _{HVBI}	99	110	120	V _{DC}
HV Pin Brown-out Level	HV pin = half rectifier wave decrease	V _{HVBO}	90	100	110	V _{DC}
HV Pin BNO Hysteresis	HV _{BI} -HV _{BO}	ΔV _{HV}	7	16	23	V _{DC}
Brown-in De-bounce Time	*V _{COMP} =3V	T _{D_HVBI}		150		μs
Brown-out Detection Delay time	V _{COMP} =3V	T _{D_HVBO}	59	68	77	ms
HV Pin Min. Operation Voltage	VCC=15V (DetVmin = VHV-Vcc = 30V)	V _{HV_MIN}			45	V
X-Cap discharge Detection Delay time	V _{COMP} =3V	T _{D_XCAP}	59	68	77	ms
AC OVP Level		V _{AC_OVP}		500		V _{DC}
Supply Voltage (VCC Pin)						
Startup Current	HV=500V	I _{CC_ST}		25	60	μA
Operating Current (with 1nF load on OUT pin)	V _{COMP} =3V	I _{CC_OP1}		2		mA
	V _{COMP} =0V	I _{CC_OP2}		0.37		mA
	Auto recover mode	I _{CC_OPA}		0.32		mA
	Latch mode	I _{CC_OPL}		0.32		mA
UVLO(OFF)		V _{CC_OFF}	7.8	8.5	10.2	V
UVLO(ON)		V _{CC_ON}	15	16	17	V
Holding Voltage		V _{HD}		9.5		V
PDR		V _{CC_PDR}	6.1	6.8	7.5	V
VCC HVBI Level	HV > HVBI (Fig 1.)	V _{CC_HVBI}		UVLO _{OFF} +4V		V
VCC OVP Level		V _{CC_OVP}		80		V

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Oscillator for Switching Frequency						
Frequency		F_{SW}		80		kHz
Green Mode Frequency	With fsw swapping	F_{SW_GREEN}	22	25	28	kHz
Trembling Frequency	Frequency= 25kHz	F_{TRM1}		2.5		kHz
	Frequency= 80kHz	F_{TRM2}		6.4		kHz
F_{SW} Temp. Stability	-40°C ~105°C	F_{SW_TS}	0	3	4	%
F_{SW} Voltage Stability	VCC=8V-(OVP-1V)	F_{SW_VS}	0		1	%
Maximum On Time		DMAX	73	78	83	%
CS_OTP (Over Temperature Protection)						
OTP Trip Current Level	VFB=4V, Vo=20V	V_{CSOTP4}		0.65		V
OTP Sample Delay Time	*	$T_{D_SAMPLE1}$		2.7		μs
Current Sensing (CS Pin)						
Limit Voltage	HV<268V	V_{CS_MAX1}		0.7		V
CS OCP Level	VFB=1V	V_{CS_OCP}		0.385		V
OPP Compensation Current	Duty≤50%	I_{OPP_50}		0		μA
	Duty≤20%	I_{OPP_20}		450		μA
OCP Delay Time		T_{D_OCP}	360	400	440	ms
Leading Edge Blanking Time		T_{LEB}	190	310	430	ns
Delay to Output		T_{PD}		70		ns
Slope Compensation Level	*0%-DMAX Linearly	V_{SLOPE}		300		mV
Voltage Feedback (Comp Pin)						
Input Voltage to Current-Sense Attenuation	*	A_V		1/2.5		V/V
Short Circuit Current	VFB=1V	I_{COMP}		0.145		mA
Open Loop Voltage	*	V_{COMP_OPEN}		3.2		V
Zero Duty Threshold VCOMP	VFB=4V	V_{ZDC_4}		0.3		V
Zero Duty Hysteresis	VFB=4V	V_{ZDCH_4}		50		mV

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Gate Drive Output (OUT Pin)						
Output Low Level	VCC=15V, I _o =20mA	V _{OL}	0		1	V
Output High Level	VCC=15V, I _o =20mA	V _{OH}	8		15	V
Rising Time	*Load Capacitance=1000pF	T _r		250		ns
Falling Time	*Load Capacitance=1000pF	T _f		40		ns
OUT Pin Clamping Voltage	*VCC=21V, 1nF on OUT pin	V _{O_CLAMP}		10		V
OPP (Over Power Protection)						
OPP Trip Level		V _{COMP_OPP}		2.6		V
OPP Delay Time	Exclude soft start time	T _{D_OPP}		40		ms
Soft Start						
Soft Start Duration(1)	*After OPP, OCP, BNO, OVP is tripped	T _{SS1}	5	6	7	ms
Internal OTP						
OTP Tripped Level(T _{OTP})	*	T _{INOTP}		148		°C
OTP Hysteresis	*	T _{INOTP_HYS}		T _{OTP} -30		°C
QRD (Quasi Resonant Detection, FB Pin)						
QRD Trip Level	*	V _{QRD}		20		μA
QRD Delay Time	*	T _{QRD}		100		ns
QRD Window Time	Frequency= 80kHz	T _{D_QRDWD}		2		μs
OVP Trip voltage Level		V _{FB_OVP}		4.19		V
De-bounce Cycle		T _{D_FBOVP}		8		Cycle

*: Guaranteed by design.




Fig. 1 V_{CC_HVBI} & AC recovery




Fig. 2 V_{COMP} vs. PWM Frequency

Typical Performance Characteristics




Fig. 3 UVLO (on) vs. Temperature




Fig. 4 UVLO (off) vs. Temperature




Fig. 5 VCC OVP vs. Temperature




Fig. 6 D_{MAX} vs. Temperature




Fig. 7 HVBI vs. Temperature




Fig. 8 HVBO vs. Temperature

Application Information

Operation Overview

As long as the requirement for green power becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Due to the cost and size limit, the PWM controller designer is bound to integrate with more functions to reduce the external part counts. The LD5763K3 is ideal for these applications. Its detailed features are described as below.

Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

The traditional circuit provides the startup current through a startup resistor to power up the PWM controller. However, it consumes much significant power to meet the current power saving requirement. In most cases, startup resistors carry larger resistance and spend more time to start up.

To achieve the optimized topology, as shown in Fig. 9, LD5763K3 is implemented with a high-voltage startup circuit for such requirement. At startup, the high-voltage current source sinks current of AC line/or neutral to provide startup current and charge the capacitor C1 connected to VCC.

At the startup transient, the HV current will supply around 3mA to VCC capacitor until this VCC voltage reaches the UVLO threshold VCC. By using such configuration, the turn-on delay time will be almost same no matter under low-line or high-line conditions.




Fig. 9

As VCC trips UVLO(OFF), HV pin will recharge VCC capacitor till VCC voltage rises back to UVLO(ON) again. Since then, HV pin would no longer charge the capacitor and instead, send a gate drive signal to draw supply current for VCC from the auxiliary winding of the transformer. That minimizes the power loss on the start-up circuit successfully.

An UVLO comparator is embedded to detect the voltage across the VCC pin to ensure the supply voltage enough to power on the LD5763K3 and in addition, to drive the power MOSFET. As shown in Fig. 10, a hysteresis is provided to prevent shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16V and 8.5V, respectively.




Fig. 10

Brown in/out Protection

The LD5763K3 features burn-in/out function on HV pin. As the built-in comparator detects the half wave rectify line voltage condition, it will shut off the controller to prevent from any damage. Fig. 11 shows the operation. When $V_{HV} < HVBO$, the gate output will remain off even when the VCC already reaches UVLO(ON). It therefore forces the VCC hiccup between UVLO(ON) and UVLO(OFF). Unless the line voltage rises over $HVBI$ V_{AC} , the gate output will not start switching even as the next UVLO(ON) is tripped. A hysteresis is implemented to prevent the false-triggering during turn-on and turn-off.




Fig. 11

Current Sensing, Leading-Edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. The LD5763K3 detects the primary MOSFET current across CS pin to control in peak current mode and also limit the pulse-by-pulse current. The maximum voltage threshold of the current sensing pin is set at 0.7V. Thus the MOSFET peak current can be calculated as:

$$I_{PEAK(MAX)} = \frac{0.7V}{R_S}$$

A 310ns leading-edge blanking (LEB) time is designed in the input of CS pin to prevent false-triggering from the current spike. In the low power applications, if the total pulse width of the turn-on spikes is less than 310ns and the negative spike on the CS pin does not exceed -0.3V, the R-C filter (as shown in Fig. 12) is free to eliminate.

However, the total pulse width of the turn-on spike is related to the output power, circuit design and PCB layout. It is strongly recommended to add a small R-C filter (as shown in Fig. 13) for larger power application to avoid the CS pin from being damaged by the negative turn-on spike.




Fig. 12




Fig. 13

Output Stage and Maximum Duty-Cycle

A CMOS buffer with output stage of typical 250mA driving capability is incorporated to drive a power MOSFET directly. The maximum duty-cycle of LD5763K3 is limited to 78% to avoid the transformer saturation.

Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 on the secondary side through the photo-coupler to the COMP pin of LD5763K3. Similar to UC384X, its input stage is with a diode voltage offset to feed the voltage divider with 1/2.5 ratio, that is,

$$V_{CS(PWM_{COMPARATOR})} = \frac{1}{2.5} \times V_{COMP}$$

A pull-high resistor is embedded internally to optimize the external circuit.

Internal Slope Compensation

A fundamental issue of current mode control is the stability problem when its duty-cycle is operated for more than 50%. To stabilize the control loop, the slope compensation is required in the traditional UC384X design by injecting the ramp signal from the RT/CT pin through a coupling capacitor. LD5763K3 has internal slope compensation circuit to simplify the external circuit design.

Oscillator and Switching Frequency

The LD5763K3 fixes the switching frequency at 80kHz internally to optimize its performance in EMI, thermal treatment, component sizes and transformer design.

Dual-Oscillator Green-Mode Operation

There are many different topologies has been implemented in different chips for the green-mode or power saving requirements such as "burst-mode control", "skipping-cycle mode", "variable off-time control"...etc. The basic operation theory of all these approaches intended to reduce the switching cycles under light-load or no-load condition either by skipping

some switching pulses or reduce the switching frequency.

By using LD proprietary dual-oscillator technique, the green-mode frequency can be well controlled and further to avoid the generation of audible noise.

Frequency Swapping

The LD5763K3 is built in with frequency swapping function, which makes it easy for the power supply designers to optimize EMI performance and system cost. The frequency swapping is internally set for $\pm 8\%$.

On/Off Control

Pulling COMP pin below ZDC will immediately disable the gate output of LD5763K3. Remove the pull-low signal to reset it.

Over Power Protection (OPP) – Auto Recovery

To protect the circuit from being damaged during over load condition and short or open loop condition, the LD5763K3 is implemented with smart OPP function. LD5763K3 features auto recovery function of it, see Fig. 14 for the waveform. In the example of the fault condition, the feedback system will force the voltage loop enter toward the saturation and then pull the voltage high on COMP pin (V_{COMP}). As the V_{COMP} ramps up to the OPP tripped level and stays for more than the OPP delay time, the protection will be activated and then turn off the gate output to stop the switching of power circuit. The OPP delay time is set by internal high frequency counter. It is to prevent the false triggering from the power-on and turn-off transient.

A divide-2 counter is implemented to reduce the average power under OPP behavior. As soon as OPP is activated, the output will be latched off and the divide-2 counter will start to count the number of UVLO(OFF). The latch will not be released until the 3rd UVLO(OFF) point is counted, after that the output will resume to switch again. With the protection mechanism, the

average input power will be minimized, so that the component temperature and stress can be controlled within the safe operating area.




Fig. 14

OVP (Over Voltage Protection) on VCC – Auto Recovery

The V_{GS} ratings of the nowadays power MOSFETs are mostly with 30.5V maximum. To protect the V_{GS} from the fault condition, LD5763K3 is implemented with OVP function on VCC. As the VCC voltage is larger than the OVP threshold voltage, it will shut off the output gate drive circuit simultaneously and stop switching the power MOSFET.

Adjustable Over Power Compensation on CS Pin

In general, the power converter can deliver more current at high input voltage than the low input voltage. To compensate this, an offset voltage is added to the CS signal by an internal current source (IOPP) and an external resistor (ROPP) in series between the sense resistor (RS) and the CS pin, as shown in Fig. 15. By

choosing the value of the resistor in series with the CS pin, the amount of compensation can be adjusted. The value of I_{OPP} depends on the duty cycle of OUT pin. The equation of I_{OPP} is decreased as:

$$I_{OPP} = \begin{cases} 1500\mu A(0.5 - \text{Duty}), & 0.2 < \text{Duty} < 0.5 \\ 0\mu A, & \text{Duty} \geq 0.5 \\ 450\mu A, & \text{Duty} \leq 0.2 \end{cases}$$

Since in light load conditions this offset is in the same order of magnitude as the current sense signal, it must be removed. Therefore the compensation current is only added when the COMP voltage is higher than 1.8V, as shown in Fig. 15.




Fig. 15

On-Chip OTP – Auto Recovery

An internal OTP circuit is embedded inside the LD5763K3 to provide the worst-case protection for this controller. When the chip temperature rises higher than the trip OTP level, the output will be disabled until the chip is cooled down below the hysteresis window.

Over Voltage Protection on FB Pin (FB_OVP) – Auto Recovery

An output overvoltage protection is implemented in the LD5763K3. The auxiliary winding voltage can be reflected from secondary winding, in which the FB pin voltage is proportional to output voltage during the gate off time. OVP is worked by sensing the auxiliary voltage via the divided resistors R₂, referring to Fig. 16. The equation of FB OVP is shown as follows.




Fig. 16

$$R_2 = \frac{R_1 \cdot V_{FB_OVP}}{V_a - V_{FB_OVP}}$$

$$V_a = \frac{N_a}{N_s} (V_o + V_f)$$

V_{FB_OVP} is the FB pin OVP trip voltage level. V_a is the auxiliary winding voltage which reflects from the forward voltage V_f of Schottky diode and output voltage V_o. N_s is turns ratio of secondary-side winding.

If V_{FB} overs the FB_OVP trip level, the internal counter starts counting 8 cycles, and then LD5763K3 goes to auto recovery.

Over Temperature Protection on CS Pin (CS OTP) - Auto Recovery

LD5763K3 is implemented over temperature protection on CS pin which senses voltage to determine NTC status during gate off region. As V_{CS} is greater than 0.65V and continues for 16 cycles, CS_OTP is triggered, then LD5763K3 is in auto recovery.

Pull-Low Resistor on the Gate Pin of MOSFET

The LD5763K3 consists of an anti-floating resistor with OUT pin to protect the output from damage in abnormally operation or condition due to false triggering of MOSFET. Even so, we still recommend adding an external one at the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor R_G during power-on.

In such single-fault condition, as shown in Fig. 17, the resistor R8 can provide a discharge path to avoid the MOSFET from being false-triggered by the current through the gate-to-drain capacitor C_{GD} . Therefore, the MOSFET should be always pulled low and placed in the off-state as the gate resistor is disconnected or opened in any case.




Fig. 17

Protection Resistor on the Hi-V Path

In some other Hi-V process and design, there may be a parasitic SCR caused around HV pin, VCC and GND. As shown in Fig. 18, a small negative spike on the HV pin may trigger this parasitic SCR and cause latch-up between VCC and GND. It may damage the chip because of the equivalent short-circuit induced by such latch-up behavior.

Leadtrend's proprietary of Hi-V technology will eliminate parasitic SCR in LD5763K3. Fig. 19 shows the equivalent Hi-V structure circuit of LD5763K3 so that LD5763K3 is more capable to sustain negative voltage than similar products. However, a 70KΩ resistor is

recommended to add in the Hi-V path to play as a current limit resistor as a negative voltage is applied.

Negative-triggered Parasitic SCR. Small negative spike on HV pin will cause the latchup between VCC and GND.




Fig. 18




Fig. 19

V_{CC} Holding Mode

When the V_{CC} voltage is lower than the V_{HD} (9.5V, V_{CC} holding mode between 9.5V-10.2V), the gate will be forced to turn on and making V_{CC} voltage rise. V_{CC} holding mode avoids V_{CC} dropping to UVLO(off) in quick feedback system. See Fig. 20 for its operation.




Fig. 20

Over Voltage Protection on HV Pin (AC_OVP)

The AC over voltage protection is implemented in the LD5763K3. After startup, the HV pin detects AC voltage. If HV pin voltage is over the AC_OVP level 500Vdc ±8%, the internal counter starts counting 1ms. After that, the protection mode will stop the switching of power circuit, as shown in Fig. 21.

The auxiliary winding voltage can be reflected from primary winding, in which the FB pin current is proportional to bulk voltage during the gate on time, as shown in Fig. 22.

$$V_{DC_Bulk} = \frac{N_p}{N_a} \cdot I_{FB} \cdot R_1$$

V_{DC_Bulk} is the bulk voltage. I_{FB} is the flow through R_1 current. N_p is turns ratio of primary-side winding. N_a is turns ratio of auxiliary winding.

During protection, as VCC trips 2rd UVLO(ON), the internal counter starts counting 0.5ms gate pulse (soft start frequency). If I_{FB} is lower than the 1.1mA trip level, then LD5763K3 goes to an unprotected state.




Fig. 21





Fig. 22

Package Information

SOP-8



Symbol	Dimensions in Millimeters		Dimensions in Inch	
	MIN	MAX	MIN	MAX
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.178	0.254	0.007	0.010
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
M	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°

Revision History

REV.	Date	Change Notice
00	01/05/2021	Original Specification
01	07/21/2021	<ol style="list-style-type: none">1. Modify the Note 1 & 2 of absolute maximum ratings.2. Modify spec. of V_{AC_OVP}, T_{LEB}.3. Modify the application information - over voltage protection on HV pin (AC_OVP).

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice.

Customers should verify the datasheets are current and complete before placing order.